

Asynchronous Circuits and Systems

“An architectural approach”

Marc Renaudin

TIMA Laboratory/CIS group

Marc.Renaudin@imag.fr

<http://tima.imag.fr>
<http://tima.imag.fr/cis/>



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

1

Asynchronous Circuits and Systems

- Introduction
- Asynchronous circuits design principles
- Asynchronous circuit classes
- Asynchronous circuits' architecture design
- Asynchronous circuits have very nice properties !
- TAST design flow
- Design experiments
- Conclusion and prospects



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

2

CIS group of TIMA laboratory

TIMA (<http://tima.imag.fr>)



About 120 people

Six research groups

- MNS : Micro and Nano Systems
- RMS : Reliable Mixed Signal Systems
- SLS : System Level Synthesis
- VDS : Verification and modeling of Digital Systems
- QLF : QuaLiFication of circuits
- CIS : Concurrent Integrated Systems



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

3

CIS group of TIMA laboratory

"CIS" Group (<http://tima.imag.fr/cis>)

About 20 people

Research topics

- *Asynchronous circuits design and prototyping*
- *CAD Tools for Asynchronous circuits and systems*
- *Formal verification of asynchronous designs (Coll. with VDS D. Borrione)*
- *Hardware-software design for low power*
- *Secure circuit design for Smart-card applications*
- *SoCs and Smart devices design*
- *Mobile communication processors (Coll. with SLS A.A. Jerraya)*
- *Arithmetic operators*



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"






Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

4

Concurrent Integrated Systems

Main results and partnerships

- Asynchronous Processors
 - ASPRO (16 bit RISC)
 - MICA (8 bit CISC)(STMicroelectronics, FT-R&D)
- Contactless Smart Card (FT-R&D, STMicroelectronics, Gemplus)
- Secure chip design (DES, AES) (SGDN/DCSSI, STMicroelectronics, Gemplus, Leti)
- TAL asynchronous std cell library (LIRMM)
- TAST framework (modeling, synthesis, validation) (CEA-LETI, STMicroelectronics, Technion, TUCS)



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

5

Asynchronous Circuits and Systems

- Introduction
- Asynchronous circuits design principles
- Asynchronous circuit classes
- Asynchronous circuits' architecture design
- Asynchronous circuits have very nice properties !
- TAST design flow
- Design experiments
- Conclusion and prospects



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"


Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

6


Asynchronous Circuits Design Principles

- Data-flow instead of control-flow

If rising_edge of clock then
send output = $f(\text{inputs})$
Else
output remains unchanged
End if



Wait for inputs valid
output = $f(\text{inputs})$
Complete input transactions
Wait for output ready to receive
send output
Complete output transaction



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"


Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

7


Asynchronous Circuits Design Principles

- At the scale of an individual hardware module

- every clock cycles
trigger the computation



- data availability
trigger the computation



→ Global Clock distribution replaced by local channels (handshaking)



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

8

Asynchronous Circuits Design Principles

- Composing hardware modules



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

9

Asynchronous Circuits Design Principles

- Synchronous circuits : balance the pipelines (worst case approach)



- Circuit : add latency, increase power consumption
- Design Meth : need to know the state of the whole architecture in each cycle
 - What happen if the system is very complex ?
- Difficult to exploit input data stream irregularities



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

10

Asynchronous Circuits Design Principles

- Asynchronous circuits : ensure data flows




- Circuit : latency is always minimum, as well as power consumption
- Design Meth : no need to know the state of the whole architecture
pipelining do preserve functional correctness
 - Easy to compose a complex system using simple modules
- Free to exploit input data stream irregularities



Asynchronous Circuits Design Principles

Features of a basic asynchronous cell




- Maximum speed : minimum forward latency
 - Maximum throughput : minimum cycle time
 - Respect the handshake protocol
- **design issues solved locally => cells are easy to reuse**



Asynchronous Circuits Design Principles

Design of a FIR filter



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"


Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

13

Asynchronous Circuits Design Principles

The C-Element or Muller gate



Symbol



Truth
table

$$Z = XY + Z(X+Y)$$

X	Y	Z
0	0	0
0	1	Z^{-1}
1	0	Z^{-1}
1	1	1



- State holding
- Reset



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

14

Asynchronous Circuits Design Principles

- Protocol
 - Two phases
 - Four phases
- Signaling
 - Data encoding / Request
 - Three states
 - Four states
 - Acknowledgement



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

15

Asynchronous Circuits Design Principles

Two Phase Protocol



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

16

Asynchronous Circuits Design Principles

Four Phase Protocol



=> Several derivatives exist



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"


Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

17

Asynchronous Circuits Design Principles

Data Valid/Invalid Signaling

- Three state coding
- Four state coding



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

18

Asynchronous Circuits Design Principles

Data encoding : Three states (dual rail)



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

19

Asynchronous Circuits Design Principles

Data encoding : Four states (dual rail)



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"


Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

20

Asynchronous Circuits Design Principles

Completion Signal Generation

- Internal clock
- Use of a delay model
- Current sensing
- Use the data encoding




Asynchronous Circuits Design Principles



Completion Signal Generation

- Using data encoding (dual rail)

Three state encoding



Four state encoding



Asynchronous Circuits Design Principles

- Conclusion

- Asynchronous circuits communicate using an handshaking protocol
- Data/Request have to be encoded
- A completion signal is required

→ The implementation may be delay insensitive

→ Hazard free logic is required

→ Hardware overhead ?



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

23

Asynchronous Circuits and Systems

- Introduction
- Asynchronous circuits design principles
- Asynchronous circuits' architecture design
- Asynchronous circuit classes
- Asynchronous circuits have very nice properties !
- TAST design flow
- Design experiments
- Conclusion and prospects



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

24

Asynchronous circuit classes

- Synchronous circuits



– Time is discrete

- combinational logic is simple (hazards ignored)
- trivial communication mechanism
- worst case approach

Global clock
=>
Global timing assumption



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"


Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

25

Asynchronous circuit classes

- Asynchronous circuits

No global clock = no global timing assumption
Sequencing is based on Handshaking
=> Hazard free logic is required



- Delay insensitive circuits
- Quasi delay insensitive circuits
- Speed independent circuits
- Huffman / Burst-mode circuits
- Micropipeline
- ...
- Synchronous

Robustness & Complexity
are decreasing :
more timing assumptions



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

26

Asynchronous circuit classes

- Hazard free logic
- QDI / Speed Independent Circuits
 - Data path : a dual-rail OR Gate
 - Sequencing : the Q-Element
- Bounded delay circuits
 - Huffman circuits / Burst mode circuits
 - Sequencing : the Q-Element
- Micropipeline circuits



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex




CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

27

Hazard free logic required

- Static hazards
- Dynamic hazards
- Combinatorial hazards
- Functional hazards
- Sequential hazards



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

28

Hazards : introduction (1)

- Hazard = spurious signal change
- Hazards appear during processing
 - it is then related to signal dynamics and component delays (wires and gates)
- Avoiding hazard implies :
 - to characterize the interaction between the circuit and its environment (define assumptions)
 - to characterize wire and gate delays (define assumptions)
- Static hazard 0
- Static hazard 1
- Dynamic hazard 0
- Dynamic hazard 1



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

29

Hazards : introduction (2)

Avoiding hazard is a Karnaugh Map covering problem !

1 to 1 : the transition must be covered

1 to 0 and 0 to 1 : avoid activation and deactivation of a minterm

0 to 0 : no hazard in an AndOr circuit.

The covering problem may not have a solution if there are several MIC transitions. Therefore a delay insensitive implementation may no exist !

➤ Synthesis is different !



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

30

Asynchronous circuit classes

- Hazard free logic
- QDI / Speed Independent Circuits
 - Data path : a dual-rail OR Gate
 - Sequencing : the Q-Element
- Bounded delay circuits
 - Huffman circuits / Burst mode circuits
 - Sequencing : the Q-Element
- Micropipeline circuits



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"


Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

31

Asynchronous circuit classes

QDI Asynchronous circuits

- Functionally correct without any assumption on the wire and gate delays (unbounded delay model) except...
- "Isochronic fork" timing assumption



→ High level of robustness (with respect to delay variations)



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

32

Asynchronous circuit classes


Speed Independent Asynchronous circuits

- Functionally correct whatever the delays in the gates (unbounded delay model)
 - The wires are assumed to be zero delay
 - => all wires are required to respect the isochronic fork property
- Less accurate than the QDI model



QDI/SI asynchronous circuits

- Quasi Delay Insensitive & Speed Independent :
=> hazard free control logic & hazard free data-paths



- time is no longer discrete
- hazard free combinational logic
- handshake based communications
- mean time approach

→ **No timing assumption**





QDI/SI asynchronous circuits

- Implementing delay insensitivity : examples
 - Choice of a communication protocol (request - acknowledge)

- 1 bit Channel

- Data encoding

Data	ai0	ai1
0	1	0
1	0	1
Invalid	0	0



- 4 phase protocol



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex



CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

35

QDI/SI asynchronous circuits

- An example : dual-rail OR Gate



Implement both the function and the protocol



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

36

QDI/SI Asynchronous circuits

- An example : the Q-Element



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

37

Asynchronous circuit classes

- Hazard free logic
- QDI / Speed Independent Circuits
 - Data path : a simple OR Gate
 - Sequencing : the Q-Element
- Bounded delay circuits
 - Huffman circuits / Burst mode circuits
 - Sequencing : the Q-Element
- Micropipeline circuits



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

38


Huffman/Burst-mode asynchronous circuits

- The correctness depends on the gate/wire delays
- Based on the "bounded delay" model
- "Fundamental mode" assumption for the environment




Huffman/Burst-mode asynchronous circuits

- An example : The Q-Element



Timing assumptions




Asynchronous circuit classes

- Hazard free logic
- QDI / Speed Independent Circuits
 - Data path : a simple OR Gate
 - Sequencing : the Q-Element
- Bounded delay circuits
 - Huffman circuits / Burst mode circuits
 - Sequencing : the Q-Element
- Micropipeline circuits



Micropipeline asynchronous circuits

- Micropipeline



- time is discrete
- > combinatorial logic is simple
- > communication channels (handshake based)
- > worst case approach locally

Local timing assumptions



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

43

Micropipeline asynchronous circuits

- An example : function F
hazard free control logic + standard data path



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

44

Asynchronous circuit classes

- Conclusion
 - QDI / Speed Independent circuits are the most robust with respect to delays (isochronic fork for some/all wires)
 - Huffman & Burst-Mode circuits use the bounded delay model and require fundamental mode
- **QDI : Data-paths & Controllers**
- **Speed Independent / Burst-Mode : Controllers**
(burst-mode controllers are difficult to compose)
- **Micropipeline : Standard data-path + QDI/SI Controllers**



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

45

Asynchronous Circuits and Systems

- Introduction
- Asynchronous circuits design principles
- Asynchronous circuit classes
- Asynchronous circuits' architecture design
 - Token game
 - Pipeline and ring optimization
 - Design example : ASPRO 16-bit RISC Asynchronous microprocessor
- Asynchronous circuits have very nice properties !
- TAST design flow
- Design experiments
- Conclusion and prospects



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"


Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

46

Asynchronous circuits' architecture design

- Token game !

Basic elements
composing an architecture



Functional block
with output registered



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"


Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

47

Asynchronous circuits' architecture design


- Token game !

A token is carrying information
It is stored in a memory element.
It is represented by a filled circle next
to the memory element it is stored in.



When using a four-phase protocol, the
asynchronous data-path processes a
stream of alternating valid and invalid
(return to zero) token.

When a two-phase protocol is used, there
are only valid tokens, but apart from that
everything is the same.



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005


48

Asynchronous circuits' architecture design

- Token game !

A data flow of information is controlled by two rules:

- *Token rule: a memory may receive and store a new token (valid or invalid) from its predecessor if and only if it has a bubble.*
- *Bubble rule: a memory becomes empty (bubble) if and only if its successor has received and stored the token that it was holding.*



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

49

Asynchronous circuits' architecture design

- Token game ! (Join)



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

50

Asynchronous circuits' architecture design

- Token game ! (Fork)



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

51

Asynchronous circuits' architecture design

- Token game ! (FSM)



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

52

Asynchronous circuits' architecture design

- Token game ! (FSM)



Asynchronous Circuits and Systems

- Introduction
- Asynchronous circuits design principles
- Asynchronous circuits' architecture design
 - Token game
 - Pipeline and ring optimization
 - Design example : ASPRO 16-bit RISC Asynchronous microprocessor
- Asynchronous circuits have very nice properties !
- TAST design flow
- Design experiments
- Conclusion and prospects



Pipeline and rings

- Definitions
- Half-buffer / Full-buffer
- Pipeline behavior : throughput / latency
- Ring behavior and throughput optimization



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

55

Parameters definition (from Ted. Williams)

- pipeline and ring



G : total number of functional stages required to compute a given function

N : number of stages in pipeline/ring

K : number of tokens in pipeline/ring

S : spread between statically packed tokens

L_f : per-stage forward latency of tokens

L_r : per-stage reverse latency of bubbles

P : local minimum cycle time of stages

λ : total latency of pipeline/ring

T : throughput of pipeline/ring






TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

56

A half-buffer stage



Data	ai	aib
1	1	0
0	0	1
Invalid	0	0




TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

57

A half-buffer stage



$$L_f = t(C_2)$$

$$L_r = t(C_2) + t(\text{Nor}2)$$

$$P = 2(L_f + L_r)$$




TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

58

A full-buffer stage



$$L_f = t(C_2)$$

$$L_r = t(C_2) + t(\text{Nor}_2)$$

$$P = 2(L_f + L_r)$$

Assuming $t(C_2) = 2 \text{ tu}$ and $(\text{Nor}_2) = 1 \text{ tu}$

$$\Rightarrow L_f = 2 \text{ tu}$$

$$L_r = 3 \text{ tu}$$

$$\text{and } P = 10 \text{ tu}$$




TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

59

Throughput / Latency of a linear pipeline



$$P \propto L_f \Rightarrow T \propto 1/L_f$$

Fold here
to build a ring
(with one token)



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005


60

Rings

Optimized number of stages



Minimum number of stages



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"


Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

61

Ring behavior

$$N(K=1) = P / Lf$$

$$\text{Latence} = P$$



• Total Latency = $\lambda = N.Lf$

• Ring Throughput :

$$T = K / \lambda = K / N.Lf$$

$$T_{\max} = 1/P \iff N = K.P/Lf$$

• Behaves like a combinatorial structure when $N > K.P/Lf$



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

62

Throughput optimization

- If number of stages $N < 2K + 1$ \Rightarrow Deadlock
- If number of stages $N > K.P/Lf$ \Rightarrow Data limited
- If number of stages $2.K < N < K.P/Lf$ \Rightarrow Bubble limited



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

63

Asynchronous Circuits and Systems

- Introduction
- Asynchronous circuits design principles
- Asynchronous circuits' architecture design
 - Token game
 - Pipeline and ring optimization
 - Design example : ASPRO 16-bit RISC Asynchronous microprocessor
- Asynchronous circuits have very nice properties !
- TAST design flow
- Design experiments
- Conclusion and prospects



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"


Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

64

ASPRO : a RISC Microprocessor

- A QDI Asynchronous 16 Bit RISC Microprocessor

- => Performance
- => Standard-Cells
- => Ease of design (4 m.y)
 - Architecture (out of order completion)
 - System Board



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

65

ASPRO

- QDI asynchronous logic
- Standard Cells
- 500 KTr for the core
- 6.3 MTr with memories
- Total area is 42 mm²
- CMOS 0.25μm 6 metal layers
STMicroelectronics
- Use of standard tools except
 - CHP2VHDL translator
 - Synthesis



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex



CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

66

ASPRO

- Functional at first silicon : 0.65V and 3.0V
- 140 MIPS (max)
- ASPRO includes DSP capabilities (MACC unit, brv...), RIF routine runs at 115 MIPS, 500 mW (including memories)
- Serial links (2 phase) : 50Mbit/s



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

67

ASPRO

- **ASPRO's instruction set**

- Alu instructions : std arithmetic, logic and shift/rotate**

- min/max, bit reverse, slt/sltu (no status register)

- Load/Store instructions : byte/word load and store**

- basic addressing mode is indirect with displacement
 - immediate load is provided (16 bit values)
 - load relative address (relocatable code)
 - program memory load/store through a dedicated register (boot)

- Program flow instructions**

- conditional relative branch (eq,ne,lt,ltu) => delayed or not
 - djump, dbsr, djsr => delayed

- Custom instructions : 64 slots**

- mpy, macc (integer, fixed point, rounding and saturation modes)
(16 x 16) + 40 => 40 bit



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005


68

ASPRO : a RISC Microprocessor

- ASPRO
 - Flash memories
 - Reset/Interrupt logic
 - Peripherals : 2 ϕ Serial Links & Parallel Ports
- => A multi-processor system

Daughter board

Switches
&
LEDs



Mother board

Interrupt

Reset



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

69

ASPRO

• Processor's main features

Memories

- program : 16 kwords on chip
48 kwords off chip
- data : 64 kbytes on chip

16 general purpose registers

On chip peripherals


- 2 parallel ports
- 4 bidirectional serial links (2 Φ)

Custom units

- added to the peripheral area
- embedded in the data path

Three supply voltages

Interrupt mechanism



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005


70

ASPRO

- ASPRO's architecture

Four main loops :

- . Fetch/Decode loop
- . Data-Path loop
- . Branch loop
- . Load/Store PM loop



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

71

ASPRO


The Fetch/Decode loop

- 3 tokens in the loop
(2 delay slots)
- 21 half buffer stages
($P/Lf = 7$)

Timing goals :

- 15 ns latency
- 5 ns cycle time

=> Memory architecture
(latency / throughput)



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"



Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

72

ASPRO

• Memory architecture

- minimum latency
- high throughput



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

73


ASPRO

The Data-Path loop

- The latency depends on the unit and the data involved (3 to 14ns)
- (=> insertion of 0 to 2 instr. for ASPRO to run at full speed)

- 5 ns cycle time for Reg-File and Bus-Interface
- > Can be more for the data-path units

=> Register-file Architecture



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

74

ASPRO

- In-order Issue / Out-of-order Completion

- Two read ports
- Four write ports (no arbitration, out-of-order write-back)
- Locking mechanism
 - a register is locked as long as a write is pending
 - several registers may be locked, while other registers can still be accessed

=> Solves - read after write hazards
- write after write hazards



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

75

ASPRO

- Register-File architecture



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005


76

ASPRO

The Branch loop

- Bcc,Dbcc regi, regj, Offset
- Djmp regi
- Djsr regi, regj
- Dbsr regi, Offset
- Lra regi, Offset

=> Optimize latency



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005


77

ASPRO

The Load/Store Program Memory loop

Ldpg, Stpg instructions
No arbitration :
inserts an extra token in
the fetch/decode loop

- Latency balancing
- Following instructions
may pass beyond
in the Ld/St unit



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"


Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

78

ASPRO

- Code optimization : an example

FIR: Mac ACC0, R0, R1
Ldw R0, (R10)
Ldw R1, (R11)
Addi R10, R10, #1
Dbne R7, #0, FIR:
Addi R11, R11, #1
Subi R7, R7, #1



Asynchronous circuits' architecture design

- Conclusion
 - Token game
 - Pipeline optimization
 - Architectural features
 - Elastic pipeline
 - Variable number of data
 - This number can change dynamically
 - The latency is not 1/Throughput
 - Interleaving or overlapping is very efficient



Asynchronous Circuits and Systems

- Introduction
- Asynchronous circuits design principles
- Asynchronous circuit classes
- Asynchronous circuits' architecture design
- **Asynchronous circuits have very nice properties !**
- TAST design flow
- Design experiments
- Conclusion and prospects



TIMA-CNRS-INPG-UFJF
46 Av. Félix Viallet
38031 Grenoble Cedex



CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

81

Systems design requirements

- Assemble / Reuse new and existing modules
- Modules with very different architectures
- Modules activity may be very different
- Modules with different speed/power trade-offs
- Flexible on-chip communication mechanisms
- Low power
- Mix digital and Analog modules



- Modularity and locality => reusability
 - Get rid of global constraints (like a unique global clock)
 - Avoid inheritance of constraints from block to block (like clock, noise, communication and synchronization mechanisms...)
 - Do not consume when not in use



TIMA-CNRS-INPG-UFJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005


82

Modularity

- Methodology

(Communicating Concurrent Processes)

- functional dependencies specification



- Separated design of

- the function and the architecture
 - pipelining preserves functional correctness
 - performance optimization is performed independently of the functional correctness

Correct Transformations



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

83

Modularity

- Circuit



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005


84

Power Consumption and Speed

Joint optimization of

- average case
- most probable case

Synthesis is using the probabilities
=> Finite State Machines
=> Data Paths



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

85

Power Consumption and Speed

Average throughput is increased without penalty on the latency
=> Throughput-Latency are decoupled



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

86

Current consumption is very different

Synchronous	Asynchronous	Benefits
"Clock driven"	Data driven	Mean power consumption is lower
"Global clock"	Distributed control	Smaller current peaks EM emission is lower
"Clock timed"	Self timed	Automatic performance regulation



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

87

Current consumption is very different

- Therefore :
 - One can reduce **noise**
 - One can design **secure** chips
 - One can design system with an **automatic performance regulation**.



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

88


Noise

Measurements performed with "MICA" an asynchronous QDI 8-bit microcontroller
Current profile



- 10 mA average current
- 0.6 mA amplitude variations

Mean power consumption is lower
Smaller current peaks, EM emission is lower



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

89

Noise

Measurements performed with "MICA" an asynchronous QDI 8-bit microcontroller
Current spectrum



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

90


Noise

• Data Encryption Standard (DES) crypto-processors




Asynchronous DES Chip architecture

Circuits' Layout



Synchronous



Asynchronous

CMOS 0,18 μm (HCMOS8) from
STMicroelectronics
6-LM, Power Supply 1.8 V



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

91

Results and Analysis

Current profile of circuits




- Current profile is smoothed

- Peak variations of 1 mA

- High and fast current peaks caused by clock signal (3mA ; 10 ns)

- Number of current peaks variations



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

92


Results and Analysis

Current Spectrum of circuits



- Synchronous circuit exhibits significant peaks up to 300 MHz.

- Band limited (about 45 Mhz)
- Band-width of power signal is fixed.
- * Spectrum/noise characteristics can be fitted to the application requirements.
- * Filters can be designed to reduce emissions.



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

93

Security

- MEDEA+ [ESP@SS-IS](#) project (A302)
Enhanced Smartcard Platform for Accessing Securely Services of the Information Society
 - Goals :
 - provide an innovative design technique and associated CAD tools to improve security and power consumption
→ uncorrelated data processing and electric-magnetic observations
 - Contributions :
 - study asynchronous logic to figure out the best asynchronous circuit style to improve security (signature)
 - develop the corresponding CAD tools to generate secure circuits against timing and power analysis attacks



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"


Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

94

Security

- Galois-field Multiplier

Architecture and cells are designed so that input data are processed using an equal number of electrical transitions



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"



Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

95


Security



- Processor MICA



- Number of points : 100000
- 10000 computations




TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

96

DPA : Design flow



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

97

Tamper-resistant hardware

- Hardware cryptanalysis (measurements, post-processings)
- Counter measures design using ASL
 - PA
 - DFA
- Prototyping ASL
 - Asic : DES, AES
 - FPGAs
- Methodologies and CAD tools for improving PA and DFA chip resistance using ASL



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

98

Automatic performance regulation

- Computation-power controlled systems : $E = a.fCV^2$



Dynamic regulation of the power supply with respect to the processing power required.

(Philips Research, DCC)

→ **Minimum energy computation**

Exploit :

- Processing and data have irregular nature
- a breakdown with respect to the synchronous approach



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

99


Automatic performance regulation

- Power supply controlled systems

- Processing power is limited by the power budget available

→ Maximum performance delivered with the available power received

Applications :
remotely powered systems (RFIDs)



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

100

Asynchronous Circuits and Systems

- Introduction
- Asynchronous circuits design principles
- Asynchronous circuit classes
- Asynchronous circuits' architecture design
- Asynchronous circuits have very nice properties !
- TAST design flow
- Design experiments
- Conclusion and prospects




TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

101



Motivations and objectives

- High Level of Abstraction
 - CHP
 - Petri Net
- High Level of Automation
 - Multi-target Compiler
 - » Simulation
 - » Synthesis
 - » Verification
 - Interface with Standard Tools
 - Ease of Use
- Co-Design Platform
 - Hierarchy
 - Micropipeline, QDI, Synchronous and, Behavioral Modules
 - Design Reuse




TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

103

Compiler => Intermediate Format




TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

104

C Simulator



Support
non determinism !



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

105

TAST : Status

- TAST is running on
 - Solaris
 - Linux
- TAST is compatible with VHDL env. From Synopsys & Mentor
- TAST includes
 - Data-base management
 - Graphical User Interface
- Used within the CIS group and by some partners



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

106

TAST : Conclusion

- What to keep in mind?
 - Weakness
 - Testing
 - In progress
 - Logic Optimization
 - Technology mapping
 - Strengths
 - High Level of Abstraction
 - High Level of Automation
 - 1 out of N Arithmetic
 - Co-Design Framework
 - Prototyping using FPGAs
 - Address VDSM SoCs



A lot of C code !...

- Conclusion

We are very close to offer a set of CAD Tools to design efficient Asynchronous VLSI Circuits and allow designers to make the Best Trade-offs for their Applications.



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

107

Asynchronous Circuits and Systems

- Introduction
- Asynchronous circuits design principles
- Asynchronous circuit classes
- Asynchronous circuits' architecture design
- Asynchronous circuits have very nice properties !
- TAST design flow
- Design experiments
 - DES crypto processor
 - Contact-less Smart Card
 - Asynchronous A-to-D converter and signal processing chain
 - Towards fully asynchronous systems
- Conclusion and prospects



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

108

DES crypto processor

- Technology : CMOS .18 μ m STMicro
- Total area : 0.426 mm² / 34650 gates
- Consumption : 6 mA
- Performances :
 - DES (1.8 V) : 780 ns
 - TDES (1.8 V) : 2240 ns
 - DES (1.25 V) : 1560 ns
 - TDES (1.25 V) : 4370 ns



PA and FA
improved resistance



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

109

AES crypto processor


AES Chip




Technology
CMOS 0,13 μ m (HCMOS9) from
STMicroelectronics
6-LM, Power Supply 1.2 V

Core area (mm²): 0.473
Total area (mm²): 1.24

Current profile of AES Asynchronous core



Time versus Power supply



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

110

Asynchronous Circuits and Systems

- Introduction
- Asynchronous circuits design principles
- Asynchronous circuit classes
- Asynchronous circuits' architecture design
- Asynchronous circuits have very nice properties !
- TAST design flow
- Design experiments
 - DES crypto processor
 - **Contact-less Smart Card**
 - Asynchronous A-to-D converter and signal processing chain
 - Towards fully asynchronous systems
- Conclusion and prospects



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

111

Contactless Smart-Card Chip

- "SoC" for Contactless Smart-Card
 - Power reception system (on-chip coil)
 - ISO 14443-B std compliant
 - 8-bit CISC Asynchronous Microcontroller designed with standard cells (Mica)
 - Rom
 - Rams



Collaboration with France Telecom/R&D
Cmos 0.25 μ m STMicroelectronics
[IEEE-JSSC July 2001]



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex



CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

112

Mica : an 8-bit CISC QDI Asynchronous μ C

- 1-of-4 DI codes for arith. and reg.
- 1-of-n DI codes for the control
- Complexity
 - 145 000 transistors (0.25 μ m)
 - 1 M transistors with memories
 - 13 mm² with pads (prototype)
 - PGA120 package for the prototype
- Test
 - BIST (approx. 300 instr)
 - functional at 1^{er} silicon between 3v et 0.65 v
- 24 Mips / 28 mW @ 2.5V
- 4,3 Mips / 800 μ W @ 1V



Supply(V)	Mips	Core Current (mA)	Power(mW)	Mips/Watt
1	4,3	0,8	0,8	5503,6
1,5	11,9	3,1	4,7	2560,2
2	18,6	6,7	13,3	1398,0
2,5	23,8	11,2	28,0	850,3
3	27,8	16,3	48,9	568,1
3,5	31,3	22,0	77,0	405,8




TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

113

MICA : Architecture



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

114

MICA : Instruction Set

Arithmetic/logic	Register Add, Addc, Sub, Subb, Inc, Dec, Neg And, Or, Xor, Not, Cbn (clear bit <i>n</i>), Sbn (set bit <i>n</i>), Tbn (test bit <i>n</i>) Rol, Ror, Rcl, Rcr (rotate without and with carry) Shl, Shr, Shrs (shift left, shift right unsigned and signed) Index Addx, Subx
Load/Store	Register Ld, Ldp, Stp (load, store peripheral), St Cp (copy from memory to memory is available) Pl (push & load) Psh, Pshsr (push, push status register), Pop Index Pshx, Popx
Control flow	Rti, Rts, Jmp, Jsr Bcc, Bsrcc (cc = a,eq,ne,cc,cs,l,le,lte,g,ge,gt,gte,vc,vs)
Misc	Nop, Wfi, Eint, Dint (enable and disable interrupt)



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"


Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

115


Contactless Smart-Card Chip

- Asynchronous Logic relaxed Design constraints

- Not sensitive to supply voltage variations
 - Power reception system (capacitances area, voltage regulation)
- Lower current peaks
 - The Micro-controller can be running during the communications without disturbing the load modulation.
- Maximum processing power delivered according to the power received



Asynchronous
8 bit μ controller



Collaboration with France Telecom/R&D



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 - 25 Mars 2005

116

Asynchronous Circuits and Systems

- Introduction
- Asynchronous circuits design principles
- Asynchronous circuit classes
- Asynchronous circuits' architecture design
- Asynchronous circuits have very nice properties !
- TAST design flow
- Design experiments
 - DES crypto processor
 - Contact-less Smart Card
 - Asynchronous A-to-D converter and signal processing chain
 - Towards fully asynchronous systems
- Conclusion and prospects



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

117

Scope of this work

- Context: Integrated smart Devices & Communicating Objects
 - ➔ Power consumption reduction by more than **one order of magnitude**
- Solution: Re-think the whole processing chain
 - ➔ Systems only driven by the signal **information**
 - ➔ Asynchronous design (without any global clock)
 - ➔ Irregular sampling



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

118


Irregular sampling

Regular sampling



Dual

Irregular sampling



- Respect the Shannon theorem
- Instants exactly known
- Information: $T_{\text{sample}}, \{i_k\}$
- In an ADC: Amplitude quantization
- Many useless samples

- “Level-crossing sampling”
- Amplitudes exactly known
- Information: quantum, $\{dti_k\}$
- In an A-ADC: Time quantization
- Only useful samples



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex


CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

119

Asynchronous A-to-D converter chip

Technology	CMOS 0.12 μm 1.2V
Application	Speech signals
ENOB	Up to 10-bit
Hardware resolution	$M=4\text{-bit}$
Timer resolution	$M_{\text{timer}}=12\text{-bit}$
T_C^{-1}	Up to 1MHz
Power supply	$V_{\text{dd}}=1.2V$
Voltage dynamic	$\Delta V=600mV$
Voltage quantum	$q=40mV$
Loop delay	$\delta=66ns$
Input signal bandwidth	$f_{\text{max}}=160kHz$
Power consumption of the A-ADC analog part	$P=158,4\mu W$
Power consumption of the A-ADC digital part	$P=4,27\mu W$ for ENOB=10-bit
Total Power consumption of the A-ADC	$P_{\text{timer}}=162,67\mu W$ for ENOB=10-bit
Analog area	$S_{\text{analog}}=300\mu\text{m} \times 320\mu\text{m}$
Digital area	$S_{\text{digital}}=95\mu\text{m} \times 95\mu\text{m}$



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

120

Asynchronous Circuits and Systems

- Introduction
- Asynchronous circuits design principles
- Asynchronous circuit classes
- Asynchronous circuits' architecture design
- Asynchronous circuits have very nice properties !
- TAST design flow
- **Design experiments**
 - DES crypto processor
 - Contact-less Smart Card
 - Asynchronous A-to-D converter and signal processing chain
 - Towards fully asynchronous systems
- Conclusion and prospects



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

121

Towards Fully Asynchronous Smart Devices

- Camera
 - Image processing
 - RF communication
- Integration on a single chip
- Modular
 - Event driven
 - Low power
 - Low noise
- Software ?



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005


122

Dynamic Voltage Scaling/Scheduling


Principle : control the processing power using the voltage (in the OS)
 => processor is running at minimal voltage (minimal power) $P \propto C V^2 f$

- Simulation and results

- Without Dynamic Voltage Scheduling :



- With Dynamic Voltage Scheduling :



- **Results : 60 % power saving
 for an image processing application running on ASPRO**



TIMA-CNRS-INPG-UJF
 46 Av. Félix Viallet
 38031 Grenoble Cedex

CIS group
 "Concurrent Integrated Systems"

Marc Renaudin
 Ecole Archi'05 - 25 Mars 2005

123

Dynamic Voltage Scaling/Scheduling

Comparison with synchronous processors

- *StrongARM-1100*


- 59MHz at 0.79V and 251MHz at 1.65V
- Frequency changing : 140µs
- Voltage changing : 40µs
- Standby mode : 90µs
- Wake up : 160 ms

- *lparm (ARM8 Berkeley)*

- 6Mips, 2.8mW at 5MHz - 1.2V and 85Mips, 460mW at 80MHz - 3.8V
- Frequency is changing from 5MHz to 80MHz in about 70µs
- Standby mode (idle) : 0.5mW

- *Transmeta Crusoe*

- 300MHz at 1.2V and 600 MHz at 1.6V, 33 MHz step, 25 mW
- 0.7 W at 300MHz and 6.8 W at 600MHz
- Frequency is changing from 200 MHz to 700 MHz in 300 µs



TIMA-CNRS-INPG-UJF
 46 Av. Félix Viallet
 38031 Grenoble Cedex


CIS group
 "Concurrent Integrated Systems"

Marc Renaudin
 Ecole Archi'05 - 25 Mars 2005

124

Dynamic Voltage Scaling/Scheduling

- Benefits of an asynchronous processor :
 - No software to manage the processor or the peripherals activity (run, idle, sleep)
 - Consumption in sleep mode = consumption in idle mode (ratio higher than 100 for the synchronous processors)
 - Wake up/stop at very high frequency for the processor and the peripherals (thousands of cycles for a synchronous processor)
 - Speed and energy controlled by the voltage only (switching time much smaller : factor of 2 to 5)
 - Large voltage range (more and more critical with the supply voltage decreasing)



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

125

Asynchronous Circuits and Systems

- Introduction
- Asynchronous circuits design principles
- Asynchronous circuit classes
- Asynchronous circuits' architecture design
- Asynchronous circuits have very nice properties !
- TAST design flow
- Design experiments
- Conclusion and prospects



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

126

Conclusion and Prospects

- Technology trends
 - Delay variations due to :
process, cross-talk, peak current, temperature gradient
- System integration trends
 - Low noise, low power required (mixed signal chips, RF)
 - High complexity on chip synchronization schemes
 - On chip networks design (NoC)
 - Heterogeneous architectures : modularity and reusability



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

127

Conclusion

- Channel-based / Data flow system design instead of clock-based
- Asynchronous circuits = event-driven instead of timing-driven
 - low power, low noise
 - modularity, locality, scalability => reusability
 - design time => time to market
- Fully asynchronous system is the future...?
 - Reduce the clock to a common resource of the system,
only used to measure time
 - Software is simplified
 - Synergy between sensors – actuators - interfaces and processing



TIMA-CNRS-INPG-UJF
46 Av. Félix Viallet
38031 Grenoble Cedex

CIS group
"Concurrent Integrated Systems"

Marc Renaudin
Ecole Archi'05 – 25 Mars 2005

128