





Fundamentals of Digital System Testing

LIRMM

Michel Renovell & Serge Bernard


ARCHI'13





Introduction


00101...
.....
11010...




10110...
.....
00011...

- Exhaustive Testing
- 2^{64} patterns
- $10^{20}/100\text{MHz} = 10^{12}\text{s}$
- => 5850 years


Introduction




Introduction




Introduction




1 Criteria to stop the test generation
=> Estimate how many faulty circuits not yet detected (e?)




Introduction




2 Criteria to optimize the test generation
=> Estimate how many faulty circuits are detected by each vector



Introduction



3 Criteria to make circuit Testable
=> Propose circuit modifications







Introduction - Challenges

- 1** Criteria to stop the test generation
=> Estimate how many faulty circuits not yet detected (e?)
- 2** Criteria to optimize the test generation
=> Estimate how many faulty circuits are detected by each vector
- 3** Criteria to make circuit Testable
=> Propose circuit modifications

Fundamental Properties

Fund. Props





Fund. Props

```

process begin
wait until not
CLOCK'enable
and CLOCK=1;
ENABLE=1; then
TOGGLE<= not
TOGGLE;
end if;
end process;
    
```

Specification ?

$$A < T / Se ?$$



Robustness

Low T/Se

High T/Se

Deviations
 Small
 Systematic
Spot
 Large
 Scarce

Spot
 Large
 Scarce

Fund. Props


```

process begin
wait until not
CLOCK'enable
and CLOCK=1;
ENABLE=1; then
TOGGLE<= not
TOGGLE;
end if;
end process;
    
```

Digital

Specification ?

- Logic
 - Timing



Fund. Props


```

process begin
wait until not
CLOCK'enable
and CLOCK=1;
ENABLE=1; then
TOGGLE<= not
TOGGLE;
end if;
end process;
    
```

Digital


Specification ?

- Logic
 - Timing




Fund. Props

Digital




Fund. Props




Digital





Fund. Props

Analog







Digital Approach




Digital Approach



Digital Approach




Digital Approach




Physical Structure <=> Logical Structure

- Each Logic node S@0
- Each Logic node S@1
- TPG


Digital Approach





Digital Approach




Digital Approach



Test Generation



Test Generation




T_0

S_8
 S_{45}
 S_{27}
 S_{82}
 S_{80}
 S_{112}

S_{13}


T_3
 T_{44}
 T_{70}
 T_{28}
 T_{29}
 T_{11}

Test Generation




Cost

- Desired e (Application)
- Desired FC%
- Structural ATPG => Vectors
- Minimal number



Test Generation



FC 90%

- $S@1 \Rightarrow S1=(T_{11} \text{ or } T_{12} \text{ or } T_{13} \dots)$
- $S@2 \Rightarrow S2=(T_{21} \text{ or } T_{22} \text{ or } T_{23} \dots)$
- $S@3 \Rightarrow S3=(T_{31} \text{ or } T_{32} \text{ or } T_{33} \dots)$
-

S1 and S2 and S3 and ..


$$T=(T_1 + T_2 + T_3) (T_4) (T_2 + T_4)$$

$$T=T_1 T_2 + T_1 T_2 T_3 + T_1 T_4$$

$$+ T_1 T_2 T_4 + T_1 T_3 T_4$$

FC 98%


Test Generation




Cost

- ATPG :
 $S@1 \Rightarrow T_{11} (np)$
- Fault Simulation :
 $V_{ij} \Rightarrow (S@1, S@2, S@3, S@4 \dots) (ok)$

Test Generation




Test Generation




- Backward justification
 - Conflict
 - Backtrack
-
- Limited number Backtrack
 - Fault abandon

Test Generation




2
Criteria to optimize the test generation
 => Estimate how many faulty circuits are detected by each vector



Design For Testability

DFT




- ATPG / Backtrack
- FC < Desired FC (98%)
- Modify the Structure

Design For Test


Structured DFT

Combinational Logic




Structured DFT




Sequential Logic




Structured DFT

Sequential Logic







Structured DFT






Structured DFT



Structured DFT





Conclusion

