


Introduction







- Exhaustive Testing
- 2^{64} patterns
- $10^{20}/100\text{MHz} = 10^{12}\text{s}$
- => 5850 years

Introduction



Introduction









Introduction - Challenges

- 1 Criteria to stop the test generation
=> Estimate how many faulty circuits not yet detected (e ?)
- 2 Criteria to optimize the test generation
=> Estimate how many faulty circuits are detected by each vector
- 3 Criteria to make circuit Testable
=> Propose circuit modifications

Fundamental Properties

Fund. Props





Fund. Props

```
process begin
  wait until not
    CLOCK=1;
  if(ENABLE='1') then
    TOGGLE=<not
      TOGGLE>;
  end if;
end process;
```

Specification ?

$A < T / Se ?$

Robustness

Low T/Se

Deviations
Small
Systematic
Spot
Large
Scarce

High T/Se

Spot
Large
Scarce


Fund. Props

Digital

Specification ?

- Logic
- Timing

```
process begin
  wait until not
    CLOCK=1;
  if(ENABLE='1') then
    TOGGLE=<not
      TOGGLE>;
  end if;
end process;
```



Cl



Fund. Props

Digital


Specification ?

- Logic
- Timing


```
process begin
  wait until not
    CLOCK=1;
  if(ENABLE='1') then
    TOGGLE=<not
      TOGGLE>;
  end if;
end process;
```




Fund. Props






Fund. Props





Fund. Props







Digital Approach




Digital Approach




Digital Approach




Digital Approach




Digital Approach






Digital Approach




Digital Approach




Test Generation




Test Generation




Test Generation



Test Generation




Test Generation




- ATPG :
S@1 => T₁₁ (np)
- Fault Simulation :
V_{ij} => (S@1, S@2, S@3, S@4 ...) (ok)

Test Generation




Test Generation




- Backward justification
- Conflict
- Backtrack

- Limited number Backtrack
- Fault abandon





Design For Testability




Structured DFT

Combinational Logic




Structured DFT




Sequential Logic





Structured DFT

Sequential Logic






Structured DFT







Structured DFT



$$L_{seq} = 2 \times L_{comb}$$

Structured DFT





Conclusion

