



Exploitation du parallélisme et de la taille des données dans la conception d'opérateurs :

Sub-Word Parallelism (SWP)



E. Casseau **INRIA / IRISA Projet CAIRN**

ARCHI 09 Ecole thématique Pleumeur-Bodou 30 mars - 3 avril 2009

IRISA



Usual computing resources

- Conventional ALU :
 - word size : 32 bits - 64 bits

word sizes: 32/64 bits

. . .



Outline

- Introduction to Sub-Word Parallelism (SWP)
- SWP extensions for general purpose processors
- Basic SWP operator design
 - adder
 - multiplier
- Towards a multimedia dedicated operator

E. Casseau - ARCHI 09

2

Usual computing resources

- Conventional ALU : • word size : - 32 bits
 - 64 bits
- Basic units designed (optimized) for word sizes: 32/64 bits
 - \Rightarrow max. efficiency with 32/64-bit words
- Audio/video/... processing :
 - low precision data: 8/10/12/16-bits
 - conventional ALU
 - low efficiency : under utilization of processor resources
 - wasting: area, power, performance



SWP: Sub Word Parallelism

- Goal: efficiency improvement •
- ? : avoid wasting of word size resources •
- Sub Word Parallelism SWP: •
 - subword : small data item contain within a word
 - multiple subwords are packed into one word
 - whole word is processed at the same time : \Rightarrow simultaneous parallel processing on subwords



E. Casseau - ARCHI 09

SWP: basic example

ADDER

- Ripple Carry adder
 - based on half adder and full adder •
 - N-bit full adders are required to add two N-bit operands •



Truth Table

5

Mann

C = X • V xv CS S = x ⊕ y Schematic _. _ _ _ _ _ _ _ _

Logic Equations

Truth Table x y z | 0 0 0 0 0 1 0 1 0 1 0 0 1 0 1 1 1 0 1 0 0 0 1 1 0 1 1 0 1 1 0 1 0 1 1 1 1 1





SWP: basic example

SWP: basic example

based on half adders and full adders

ADDER

ADDER

Ripple Carry adder

- 16-bit SWP enabled ripple carry adder can perform either (for example): 002
 - Four 4-bit additions •
 - Two 8-bit additions
 - One 16-bit additions .



Op1



7

SWP: basic example

ADDER

- 16-bit SWP enabled ripple carry adder can perform either (for example): Op2
 - Four 4-bit additions
 - Two 8-bit additions .
 - One 16-bit additions •

can SWP be applied to

• the application ?

• the operator(s) ?

• complexity increase ?

• BUT: usually not so easy... Carry 0. Ctrl bits(2) Ctrl bits(1) Ctrl bits(0 4 bit 4 bit 4 bit 4 bi

4 bit 4 bit

4 bit 4 bit

Op1

4 bit 4 bit

9

4 bit 4 bit

SWP

- SWP solves under utilization issues in processors (GPP, media processors, DSP)
- Rather than wasting word oriented datapath, use SWP •
- Efficient and flexible solution for media applications
- More efficient use of memory as packed subwords move between memory and • processor
- Example: 64-bit word size and 8-bit subword size:
 - 8 subwords a processed per computing cycle
 - only some portions of the application can utilize SWP
 - actual speedup : 8 ?

E. Casseau - ARCHI 09

E. Casseau - ARCHI 09

SWP

- SWP utilizes data level parallelism ٠
 - *k m*-bit subwords are processed in parallel $k.m \leq n$ n: word size
- SWP is sometimes called small scale SIMD •
- Applications : low precision data applications (audio, video, ...)
- Subword sizes :
 - size of subwords in a word can be different but same subword sizes reduce complexity (operator design & use (data management))
 - more subwords leads to more parallelism but • increases area & delay



11

SWP oriented computations



10

Illun



SWP oriented computations





SWP primitives

- Subword parallel primitives are required to exploit data parallelism
- SWP primitives include :
 - basic arithmetic operations :
 - Add, Subtract, Multiply, etc.
 - data management :
 - data alignment before and after certain operation
 - subword arrangement
 - expansion and contraction of data
 - load multiple packed subwords from memory to registers
 - etc.

Loop coding with and without SWP



Multimedia extensions for GPP

- **1990's** : optimization of **image-processing** programs \Rightarrow SWP ...
- To take full advantages of SWP, SWP-dedicated instructions are required
- Instruction sets including SWP instructions :
 - MAX-1 (1994) and MAX-2 (1996) added to HP's PA-RISC
 - MMX added to Intel Pentium (1997)(4x16bits) (floating point unit) puis SSE, SSE-2,3,4 added to IA-32, IA-64 (floating point unit)
 - VIS (1995) added to Sun's Sparc V9 (UltraSparc, SPARC64)
 - Altivec added to Motorola's PowerPC (PPC G4 1999)

E. Casseau - ARCHI 09

man

18

Example: MAX-2 instruction set

- MAX-2 is multimedia acceleration extensions implemented in PA_RISC-2.0 (64 bits).
- MAX-2 supports subword sizes of 16-bits
 - Parallel Add (modulo or saturation)
 - Parallel Subtract (modulo or saturation)
 - Parallel Shift Right (1,2 or 3 bits) and Add
 - Parallel Shift Left (1,2 or 3 bits) and Add
 - Parallel Average
 - Parallel Shift Right (n bits)
 - Parallel Shift Left (n bits)
 - Mix
 - Permute



multiplies subwords by

19

integer/fractional data

MIII

MAX-2

• MIX interleaves subwords from 2 source registers







MAX-2

• Execution time speedup (PA8000 with MAX-2 vs without MAX-2)



E. Casseau - ARCHI 09

MAX-2



SWP in DSP chips: examples

- TigerSHARC (Analog Devices)
 - combine VLIW and SIMD
 - each of the two datapaths can processes :
 - Eight 8-bit operations
 - Four 16-bit operations
 - Two 32-bit operations
- TMS320C64x (Texas Instruments)
 - fixed point DSP
 - 2 clusters •
 - dual 16-bit and guad 8-bit SIMD additions and comparisons
 - dual 16-bit and guad 8-bit SIMD multiplications

SWP multimedia operator design

- Conventional subword sizes :
 - uniform arithmetic relation with subword sizes:
 - 8, 16, 32-bits etc. (MAX-2, MMX, Altivec, ...)
 - complexity of operators is less but under utilization of resources for multimedia applications:
 - pixel's sizes: 8, 10, 12 and sometimes 16-bits
- \Rightarrow multimedia oriented subword sizes : 8, 10, 12, 16
 - no uniform arithmetic relation with subword sizes
 - complexity of operators is increased but resource utilization for multimedia applications is better

25

Witham

Illitian



SWP multimedia operator design

- Synopsys SIMD IPs :
 - VHDL/Verilog signed or unsigned SIMD adder, SIMD adder with carry, SIMD multiplier

Parameter	Values	Description
width	≥ 2 , must be a multiple of $2^{no_confs-1}$	Word length
no_confs	≥ 2	Number of configurations

no_confs : number of possible							
configurations							
conf :	2 ^{conf} partitions of						
size (width/2 ^{conf})							

 \Rightarrow subword sizes : uniform arithmetic relation 2 / 4 / 8 / 16 / 32 ...

E. Casseau - ARCHI 09

Example: width	n = 32, no	confs = 3
conf = 0: z[31: 0]	= a[31: 0]	+ b[31: 0]
conf = 1: z[31:16] z[15: 0]	= a[31:16] = a[15: 0]	+ b[31:16] + b[15: 0]
conf = 2:	[31 • 24]	+ b[31.24]
z[23:16]	= a[23:16]	+ b[23:16]
z[15:8] z[7:0]	= a[15: 8] = a[7: 0]	+ b[15: 8] + b[7: 0]

SWP multimedia operator design

- \Rightarrow multimedia oriented subword sizes : 8, 10, 12, 16
 - "good" choice : word size = 40-bits
 - supported subword sizes: 8, 10, 12, 16-bits
 - gives better efficiency for different pixel sizes

	conventio	onal(8/16/32)	dedicated(8/10/12/16/40)					
	#	use ratio%	#	use ratio%				
a(8) OP b(8)	4	100	5	100				
a(10) OP b(10)	2	62	4	100				
a(12) OP b(12)	2	75	3	90				
a(16) OP b(16)	2	100	2	80				
a(32) OP b(32)	1	100	1	80				
a(40) OP b(40)	0	Х	1	100				

E. Casseau - ARCHI 09



30

ADD architectures

- Adders are used in:
 - addition
 - subtraction
 - multiplication
 - division
- Different types of adders:
 - ripple carry adder
 - carry look ahead adder
 - carry save adder
 - conditional sum adder
- Speed of the processing system heavily depends upon these fundamental units.

Ripple Carry Adder (RCA)

- Conventional way of adding two numbers.
- N-bit full adders are required to add two N-bit operands
- Slowest adder (carry ripples from the LSB to MSB)
- Takes minimum area
- RCA is used when
 - minimum hardware is required
 - speed is not critical
- Speed is linear with word length O(N)



SWP enabled Ripple Carry Adder

- This example: 16-bit SWP enabled ripple carry. It can perform either:
 - Four 4-bit additions
 - Two 8-bit additions
 - One 16-bit additions



Carry Look Ahead adder (CLA)

- Speed of RCA get worst when number of bits increases •
- Remedv .
 - use Carry look ahead adder
 - CLA calculate carries in advance
- Carry is calculated using:
 - carry generate logic
 - carry propagate logic
- Generation of all carries simultaneously using CLA generator

Case	x_i	y_i	$x_i + y_i$	c_{i+1}	Comment
1	0	0	0	0	kill (stop) carry-in
2	0	1	1	c_i	propagate carry-in
	1	0	1	c_i	propagate carry-in
3	1	1	2	1	generate carry-out

Case 1 (Kill): $k_i = x'_i y'_i = (x_i + y_i)'$ Case 2 (Propagate): $p_i = x_i \oplus y_i$ Case 3 (Generate): $a_i = x_i y_i$ Then

 $c_{i+1} = g_i + p_i c_i = x_i y_i + (x_i \oplus y_i) c_i$

E. Casseau - ARCHI 09

E. Casseau - ARCHI 09

Carry Look Ahead adder

- Must generate carry when •
 - Ai = Bi = 1•
 - Gi=Ai Bi •
- Carry propagate: •
 - Pi=Ai xor Bi
 - carry-in will equal carry-out here
- Sum and Cout can be re-expressed in terms of generate/propagate:
 - Ci+1=Gi+ Pi Ci
 - Si=Ci xor Pi
- Re-express the carry logic
 - C1 = G0 + P0C0
 - C2 = G1 + P1C1
 - = G1 + P1(G0 + P0C0)
 - = G1 + P1G0 + P0P1C0



Carry logic gets costly with the increase in word length.

35

SWP enabled CLA adder

- Implementation
 - Multiple subword sizes can not be easily combined :
 - Separate implementation of blocks
 - Sharing of components between blocks is performed by the synthesis tool
- This example: SWP enabled 16-bit CLA which performs one of the following operation:
 - Four 4-bit additions
 - Two 8-bit additions
 - One 16-bit additions



E. Casseau - ARCHI 09

34



Allan

Group CLA adder

- Disadvantage of CLA:carry logic gets more complicated for more than 4-bits
- Remedy:

•

- implement CLA adders as 4-bit modules.
- Each 4-bit adder gives group propagate (PG) and generate (GG) signal:
 - PG = P3.P2.P1.P0
 - GG = G3 + P3G2 + P3.P2.G1 + P3.P2.P1.G0



E. Casseau - ARCHI 09

SWP multimedia ADD operator

- Adders between the control logic can be:
 - ripple carry adder RCA
 - carry look ahead adder CLA
- Selected subword size determines the control bits :
 - propagate/block the carry



SWP multimedia ADD operator

Nand CP Gates x

Gates (ns)

281 8.10

347 10.1 1.54

23

Nand

Gates (ns) CP

372 4.11

463

24 10 37

130 nm CMOS

ASIC

25

130 nm CMOS

ASTC

4.52

CP Gates x

(norm)

1.37

CP

(norm)

1

54

FPGA

VirtexⅡ

(ns) x CP

25.2

FPGA

VirtevII

CP

(ns) x CP

-3

CP Gates

(norm)

1

Gates

(norm)

1

CLBs

82

78 27.6 1.04

-5 10 4

CLB

74 15.7

81 15.2 1.06

Althan

Subword sizes: 8,10,12,16(40) bits

Synthesis tools: Synopsys / Mentor Graphics Precision RTL

- Compared to SWP RCA:
 - area of SWP CLA is more

90 nm CMOS

ASTC

90 nm CMOS

ASTC

1.92

CP Gates x

СР

(norm)

1

1.90

90

(norm)

1

0.99

-1

Nand CP Gates x

Gates (ns)

291 2.69

345 4.31

19 60

Nand

Gates (ns) CP

372 2.31

444

19 -17

Simple

Simple

SWP

Overhead (%)

Overhead (%)

40-bit

RCA SWP

ADD

40-bit Group

CLA ADD

- CP of SWP CLA is less
- efficiency of SWP CLA is less

SWP enabled group CLA adder







2⁴⁸ 2⁴⁰

256

• Word size: 8 bits

- Subword size: 4-bits
- Multiplier
- a_low & a_high = 4-bits
- Multiplicand
 - b_low & b_high = 4-bits
- Subword size = 4
 - 1st partial product
 - 4th partial product
- Word size = 8
 - addition of all PPs



2³²

224

2¹⁶



Implementation principle of a basic SWP multiplier



- Subword size: 4-bits
- Multiplier
 a low & a high = 4-bits
- a_low & a_nign = 4-bi
 Multiplicand
 - b_low & b_high = 4-bits
- Subword size = 4
- 1st partial product
- 4th partial product
- Word size = 8
 - addition of all PPs



 $a_{H}b_{12^{4}} + a_{I}b_{I} + b_{H}a_{H}2^{8} + a_{I}b_{H}2^{4}$

E. Casseau - ARCHI 09

Booth recoding

- Basic idea: reduce the number of partial products to reduce the number of accumulations
- Radix-2 : partial product = (multiplicand) x {0, 1}
- Radix-4 : partial product = (multiplicand) x {00, 01, 10, 11}
 - Instead of multiplying with single bit, we multiply with two bits hence making partial products half



44

42

SWP enabled multiplier

- SWP enabled booth multiplier design :
 - Multiple subword sizes can not be easily combined :
 - separate implementation of blocks
 - blocks share components when possible
- Synthesis results for both ASIC and FPGA technologies
 - Basic multiplier :

	Nand gates (CLB)	CP	Nand gates x CP
without SWP	x1	x1	1
with SWP	x1,7	x1,05	1,8

• Booth multiplier :

	Nand gates (CLB)	CP	Nand gates x CP
without SWP	x0,7	x1,6	1,12
with SWP	x1,2	x1,65	2

45

E. Casseau - ARCHI 09

SWP multiplier by Krithivasan & Schulte

		2 4		2	2	2	2	2	2	2	2	2	2	2	2	2	2
Ex	: word size: 8-bits, no subword									a,b	a ₆ b ₀	a ₅ b ₀	a4b	a3b0	$a_2 b_0$	a1b0	a ₀ b ₀
									a, b _i	$a_6 b_1$	a, b _i	a4 b1	a_3b_1	a_2b_1	a _i b _i	$a_0 b_1$	
							-	a_7b_2	$a_6 b_2$	a_5b_2	$a_4 b_2$	a3 b2	a_2b_2	a_1b_2	$a_0 b_2$		
						a	a,b, a	a ₆ b3	a, b,	a4b3	a, b,	$a_2 b_3$	a_1b_3	a_0b_3			
•	Fig (a) shows PPs for unsigned :				a	b ₄ a	a ₆ b₄ a	a₅b₄	a4 b4	$a_3 b_4$	$a_2 b_4$	a _i b ₄	$a_0 b_4$				
	3(1)			a ₇	b ₅ a	, b ₅ a	a₅b _s a	a₄b₅	a3 b3	a_2b_5	a_1b_5	$a_0b_{\!S}$					
			a, t	0 ₆ a ₆	b ₆ a,	b ₆ a	a₄b ₆ a	a ₃ b ₆	$a_2 b_6$	$a_1 b_6$	$a_0 b_6$						
		a, b	, a₅t	o, a ₅	b, a	b, a	a₃b ₇ a	a2 b7	a ₁ b ₇	$a_0 b_7$							
							((a) Un	signed	l Produ	ct Mat	rix					
	Fig. (b) above DDa fag 0's secondary								1	a,b	a ₆ b	a₅b _o	a, b	a₃b₀	$a_2 b_0$	a, b,	a _o b _o
•	Fig (b) shows PPs for 2's compleme	ent :							a, b	a ₆ b	a, b	a4b1	a, b _i	a2 b1	a ₁ b ₁	a _o b _i	
	 2n-2 PPs bits are inverted 							a, b2	a,b	a _s b	a4b2	a3 b2	a2 b2	a_1b_2	$a_0 b_2$		
	 '1' added in column n 						a7 b3	a ₆ b	a, b	h, a₄b	a, b,	a2b3	a ₁ b ₃	$a_0 b_3$			
						a7b4	a ₆ b	asb4	a₄b	4 a3b	a2b4	a _i b _a	a ₀ b ₄				
	• 11 added in column 2n-1				$\overline{a_7 b_5}$	a ₆ b5	a _s b _s	s a ₄ b	, a,b	s a ₂ b	; a ₁ b ₅	a ₀ b ₅					
				$\overline{a_7 b_6}$	$a_6 b_6$	a₅b ₆	a ₄ b ₆	s a ₃ b _e	, a ₂ b	_k a₁b₁	, a ₀ b						
		1	a, b,	a ₆ b ₇	a ₅ b ₇	a4b7	a ₃ b,	, a ₂ b,	a ₁ b	a _o b							
						(b) Two'	's Con	pleme	ent Pro	duct M	latrix					
									t	a.b	a, b,	a.b.	a, b,				
•	Fig (c) supports both using control b	oit 't'	:						a,b	i a _s b	a,b	a, b	a ₁ b ₁	a ₂ b ₁	a, b,	a _o b _i	. 0
	 t – '1' (2's complement multiplica 	ation	5					$\widehat{a_7 b_2}$	a, b	a,b,	a ₄ b ₂	a, b ₂	a2 b2	a ₁ b ₂	a ₀ b ₂	5.	
	= 1 (2.3 complement multiplication)		9				$\widehat{a_7 b_3}$	a ₆ b ₃	a₅b	a ₄ b	a ₃ b ₃	a2b3	a ₁ b ₃	a ₀ b ₃			
	• $t = 0^{\circ}$ (unsigned multiplication)					$\widehat{a_7 b_4}$	a ₆ b ₄	, a₅b,	a₄b	4 a3b	a2b4	a ₁ b ₄	a ₀ b ₄				
					$\widehat{a_7 b_5}$	a ₆ b ₅	a, b,	s a₄b	, a ₃ b	s a ₂ b	, a ₁ b ₅	a ₀ b ₅					
				$\widehat{a_7 b_6}$	a ₆ b ₆	a, b ₆	a ₄ b ₆	s a ₃ b _e	, a ₂ b	a ib	a ₀ b						
	E. Casseau - ARCHI 09	t	a, b,	$\widehat{a_s b_7}$	á, b,	a,b,	a, b,	, a.b.	, a b	i, ab	,						

SWP multiplier by Krithivasan & Schulte

- [] S. Krithivasan, M.J. Schulte, Multiplier Architectures for Media Processing, Asilomar Conference on signals, systems and computers, vol.2, pp 2193-2197, 2003.
- Avoids the detection an suppression of carries across subword boundaries
- Designed to perform in parallel: .
 - One 32 X 32
 - Two 16 X 16
 - Four 8 X 8 •
- Supports operands in both:
 - unsigned
 - 2's complement

E. Casseau - ARCHI 09

SWP multiplier by Krithivasan & Schulte

Ex.: word size : 32-bits, subword: 8-bit

- When subword size is 8:
 - four 8 X 8 unsigned multiplications
 - lot of PP are set to '0'
- To set unwanted PPs to '0'
 - AND gates are required



46



SWP multiplier



51

 based on Krithivasan & Schulte's multiplier but word size is 40-bits and subword sizes are 8,10,12,16-bits

		90 nm CMOS ASIC			13	0 nm Cl ASIC	nos	FPGA VirtexII			
		Nand Gates	CP (ns)	Gates x CP (norm)	Nand Gates	CP (ns)	Gates x CP (norm)	CLBs CP (ns)		CLBs x CP (norm)	
	Simple	14518	6.07	1	10532	14.0	1	917	19.7	1	
40-bit Mult	SWP	15099	7.38	1.26	11081	15.0	1.13	1505	21.4	1.78	
	Overhead (%)	4	22	26	5	7	13	64	9	78	

- SWP control logic is small compared to multiplier complexity
 - maximum area overhead on ASIC is 5%
 - maximum CP overhead on ASIC is 22%
- Coordination between ASIC and FPGA results:
 - in FPGA resources are CLBs rather than gates (AND, NOT...)

Reconfigurable SWP operator

Op code

- Operator word size : 40-bits
 - subword sizes : 8, 10, 12, 16-bits.
- Basic arithmetic operations:
 - $(a_i \pm b_i)$ Signed data
 - |a_i ± b_i| Signed data
 (a x b) Signed/unsigned data
 - (a_i x b_i) Signed/unsigned data
 - $|a_i b_i|$ Unsigned data
 - (a_i + b_i) Unsigned data
- Complex operations:
 - $\sum_{i=1}^{n} (a_i \pm b_i)$ Signed data
 - $\sum_{i=1}^{n} |a_i \pm b_i|$ Signed data
 - $\sum_{i=1}^{n} (a_i \times b_i)$ Signed/unsigned data
 - $\sum_{i=1}^{n} |a_i b_i|$ Unsigned data
 - $\sum(a_i + b_i)$ Unsigned data
- Combination of complex operations:
 - $\sum_{i=1}^{n} |(a_i + b_i)| + \sum_{i=1}^{n} |(a_i b_i)|$ Signed data
 - $\sum (a_i + b_i) + \sum (a_i b_i)$ Signed data
 - $\sum (a_i + b_i) + \sum |(a_i b_i)|$ Unsigned data
- $\sum |(a_i + b_i)| + \sum |(a_i b_i)| + \sum (a_i + b_i) + \sum (a_i b_i)$ Signed data

E. Casseau - ARCHI 09

В

40-bits

40-bits

SWP

enabled operator

Х

40-bits

SWP ctrl





Reconfigurable SWP operator

- Operator word size : 40-bits
 - subword sizes : 8, 10, 12, 16-bits.



• Synthesis results

	Nand gates (CLBs)	CP	
130nm tech.	30.000	7 ns	(mult.:15.000 gates)
90 nm tech.:	31.000	10 ns	(mult.:11.000 gates)
FPGA VirtexII	2.800	17 ns	(mult.:1.500 CLBs)

∑(axb) signed

fittum



• Clock period = 10 ns

Data Format

signed

unsigned

signed

signed

unsianed

Power (mW)

6.93

2.9

2.6

4.0

3.3

2.9

4.4

100

42

38

58

47

42

64

- ASIC tech :130nm
- Maximum power consumed by $\sum (a \times b)$ operation (64 % of total power)

Reconfigurable SWP operator

E. Casseau - ARCHI 09

Operation Type

All enable

a + b

a - b

(axb)

∑|a+b|

∑|a-b|

Allman

E. Casseau - ARCHI 09

References

- J. Fridman, Sub-Word Parallelism in Digital Signal Processing IEEE Signal Processing Magazine, pp 27-35, March 2000.
- S. Krithivasan and M.J. Schulte, Multiplier Architectures for Media Processing, Thirty seventh Asilomar Conference on signals, systems and computers, vol.2, pp 2193-2197, 2003.
- P Corsonello, S Perri, M.A Iachino1 and G Cocorullo Variable Precision Arithmetic Circuits for FPGA Based Multimedia Processors, IEEE Transactions on very large scale integration (VLSI) systems, VOL. 12, No.9, September 2004.
- A. Danysh, D. Tan, Architecture and Implementation of a Vector/SIMD Multiply-Accumulate Unit, IEEE Computer Society, volume 54, Issue 3, pp 284-293, March 2005.
- J. Wakerly, Digital Design, 3rd Edition, Prentice Hall, Upper Saddle River, NJ, 2000.
- M. O. Cheema, O. Hammami, Customized SIMD Unit Synthesis for System on Programmable Chip A Foundation for HW/SW Partitioning with Vectorization, IEEE Design Automation conference, , pp 54–60, Jan 2006.
- C. Brunelli, P.Salmela, J.Takala and J.Nurmi, A Flexible Multiplier for Media Processing, IEEE workshop on Design and Implementation, pp 70-74, Nov 2005.

Acknowledgment

 Design and syntheses have been performed by Shafqat Khan, PhD student, INRIA/IRISA

57

E. Casseau - ARCHI 09