## Exploitation du parallélisme et de la taille des données dans la conception d'opérateurs : <br> Sub-Word Parallelism (SWP)

E. Casseau

INRIA / IRISA
Projet CAIRN

ARCHI 09
Ecole thématique
Pleumeur-Bodou 30 mars - 3 avril 2009
IRISA


RinRIA

## Outline

- Introduction to Sub-Word Parallelism (SWP)
- SWP extensions for general purpose processors
- Basic SWP operator design
- adder
- multiplier
- Towards a multimedia dedicated operator


## Usual computing resources

## Usual computing resources

- Conventional ALU :
- word size : - 32 bits
- 64 bits
- Basic units designed (optimized) for word sizes: 32/64 bits
$\Rightarrow$ max. efficiency with $32 / 64$-bit words

- Conventional ALU
- word size : - 32 bits
64 bits
- Basic units designed (optimized) for word sizes: 32/64 bits
$\Rightarrow$ max. efficiency with $32 / 64$-bit words
- Audio/video/... processing

- low precision data: 8/10/12/16-bits
- conventional ALU
- low efficiency : under utilization of processor resources
- wasting: area, power, performance


## SWP: Sub Word Parallelism

- Goal: efficiency improvement
- ? : avoid wasting of word size resources
- Sub Word Parallelism SWP:
- subword : small data item contain within a word
- multiple subwords are packed into one word
- whole word is processed at the same time :
$\Rightarrow$ simultaneous parallel processing on subwords

E. Casseau - ARCHI 09


## SWP: basic example

## ADDER

- Ripple Carry adder
- based on half adder and full adder
- N -bit full adders are required to add two N -bit operands


SWP: basic example

## ADDER

- Ripple Carry adder
- based on half adders and full adders



## SWP: basic example

## ADDER

- 16-bit SWP enabled ripple carry adder can perform either (for example):
- Four 4-bit additions
- Two 8-bit additions
- One 16-bit additions



## SWP: basic example

## ADDER

- 16-bit SWP enabled ripple carry adder can
perform either (for example):
- Four 4-bit additions
- Two 8-bit additions
- One 16-bit additions
- BUT: usually not so easy...
- can SWP be applied to
- the application ?
- the operator(s)?
- complexity increase?



## SWP

- SWP utilizes data level parallelism
- $k m$-bit subwords are processed in parallel

$$
k . m \leq n \quad n: \text { word size }
$$

- SWP is sometimes called small scale SIMD
- Applications : low precision data applications (audio, video, ...)
- Subword sizes

- size of subwords in a word can be different but same subword sizes reduce complexity (operator design \& use (data management))
- more subwords leads to more parallelism but increases area \& delay


## SWP

- SWP solves under utilization issues in processors (GPP, media processors, DSP)
- Rather than wasting word oriented datapath, use SWP
- Efficient and flexible solution for media applications
- More efficient use of memory as packed subwords move between memory and processor
- Example: 64-bit word size and 8-bit subword size
- 8 subwords a processed per computing cycle
- only some portions of the application can utilize SWP
- actual speedup : 8 ?

SWP oriented computations


## SWP oriented computations

E. Casseau - ARCH 09
$y=0$;
For $(i=1, j<N+1, i+)$
$y=y+a[i] . b[i] ;$

Max. efficiency with $\mathbf{N}=\boldsymbol{k} . \boldsymbol{I}$, I: integer

$k$ m-bit subwords
@ A

| a4 | a3 | a2 | a1 |
| :--- | :---: | :---: | :---: |
| a8 | a7 | a6 | a5 |
|  |  | $\ldots$ | a9 |
|  |  |  |  |
|  |  |  |  |

SWP oriented computations
$\Delta=\sum_{y=0}^{N-1} \sum_{x=0}^{N-1}\left|\operatorname{Img}_{1}(y, x)-\operatorname{Img}_{2}(y, x)\right|$
Block matching
diff $=0 ;$
For ( $i=0, i<N, i+$ )

For ( $\mathrm{i}=0, \mathrm{j}<\mathrm{N}, \mathrm{j}+$ )
diff $=\operatorname{diff}+\operatorname{abs}(a[i, j]-b[i, j])$;
Max. efficiency with $\mathbf{N}=\boldsymbol{k} . \boldsymbol{I}$, I: integer
@ A

| a 03 | a 02 | a 01 | a 00 |
| :--- | :--- | :--- | :--- |
| a 07 | a 06 | a 05 | a 04 |
|  |  |  | $\ldots$ |
| a 13 | a 12 | a 11 | a 10 |
| a 17 | a 16 | a 15 | a 14 |

@ B

E. Casseau - ARCHI 09

## SWP oriented computations

$\Delta=\sum_{y=0}^{N-1} \sum_{x=0}^{N-1}\left|\operatorname{Img}_{1}(y, x)-\operatorname{Img}_{2}(y, x)\right|$

```
Block matching
diff[0] = 0;
For ( \(\mathrm{i}=0, \mathrm{i}<\mathrm{n}, \mathrm{i}+\) )
For ( \(\mathrm{i}=\mathrm{j}, \mathrm{j}<\mathrm{n}, \mathrm{j}+\) )
\(\operatorname{diff}[i]=\operatorname{diff}[i]+\operatorname{abs}(a[i, j]-b[i, j])\);
```

| a 03 | a 02 | a 01 | a 00 |
| :--- | :--- | :--- | :--- |
| a 07 | a 06 | a 05 | a 04 |
|  |  |  | $\ldots$ |
| a 13 | a 12 | a 11 | a 10 |
| a 17 | a 16 | a 15 | a 14 |

@ B

| b03 | b 02 | b 01 |
| :--- | :--- | :--- |
| b 07 | b 06 | b 05 |
|  | b 04 |  |
| b 13 | b 12 | b 11 |
| b 17 | b 10 |  |
|  | b 16 | b 15 |

$\begin{array}{l:l:l}\text { b17 } & \text { b16 } & \text { b15 } \\ \text { b14 }\end{array}$


## SWP primitives

- Subword parallel primitives are required to exploit data parallelism
- SWP primitives include
- basic arithmetic operations
- Add, Subtract, Multiply, etc
- data management :
- data alignment before and after certain operation
- subword arrangement
- expansion and contraction of data
- load multiple packed subwords from memory to registers
- etc.

Loop coding with and without SWP

```
High-level language loop
Short x[200], y[200],z[200],w[200]
Int i;
For(i =0, i<200, i+) {
    Z[i] = x[i] + y[i],
    W[i] = x[i] - y[i]
```

\}

| Without SWP Instructions |  |
| :---: | :--- |
| Idi199, Ri |  |
| Loop: Idhs,ma | 2(Raddrx),Rx |
| Idhs,ma | 2(Raddry), Ry |
| add | Rx, Ry, Rz |
| sub | $R x, R y, R w$ |
| sths,ma | $R z, 2(R a d d r z)$ |
| sths,ma | Rw,2(Raddrw) |
| addibf,< | -1, Ri, loop |

## Loop: Idds,ma 8(Raddrx), Rx

 Idds,ma 8(Raddry), Ry hadd Rx, Ry, Rz hsub Rx, Ry, Rw stds,ma Rz, 8(Raddrz) stds,ma Rw,8(Raddrw) addibf,< -1, Ri, loop
## Multimedia extensions for GPP

- 1990's : optimization of image-processing programs

$$
\Rightarrow \text { SWP ... }
$$

- To take full advantages of SWP, SWP-dedicated instructions are required
- Instruction sets including SWP instructions :
- MAX-1 (1994) and MAX-2 (1996) added to HP's PA-RISC
- MMX added to Intel Pentium (1997)(4x16bits) (floatin pinit)
puis SSE, SSE-2,3,4 added to IA-32, IA-64 (floating point unit)
- VIS (1995) added to Sun's Sparc V9 (UltraSparc, SPARC64)
- Altivec added to Motorola's PowerPC (PPC G4 1999)


## Example: MAX-2 instruction set

## MAX-2

- MIX interleaves subwords from 2 source registers
- MAX-2 is multimedia acceleration extensions implemented in PA RISC-2.0 (64 bits).
- MAX-2 supports subword sizes of 16-bits
- Parallel Add (modulo or saturation)
- Parallel Subtract (modulo or saturation)
- Parallel Shift Right (1,2 or 3 bits) and Add
multiplies subwords by integer/fractional data
- Parallel Average
- Parallel Shift R
- Parallel Shift Right (n bits)
- Parallel Shift Left (n bits)
- Mix
- Permute


## MAX-2

- MIX of larger (32-bit) subwords


| $x 0$ | $x 1$ | $y 0$ | $y 1$ |
| :---: | :---: | :---: | :---: |
|  | Mixw.L |  |  |
| $x 2$ | $x 3$ | $y 2$ | $y 3$ |

sseau - ARCHI 09

## MAX-2

- Permute instruction



## MAX-2

- Matrix transpose : $4 \times 4$ matrices: 2 steps, 8 instructions

| r1 | 11 | 12 | 13 | 14 |
| :--- | :--- | :--- | :--- | :--- |

r2 21222324
$\begin{array}{lllll}\text { r3 } & 31 & 32 & 33 & 34\end{array}$
t1 $1121|3| 23$
r1 11213141

| r2 | 12 | 22 | 32 | 42 |
| :--- | :--- | :--- | :--- | :--- |

r3

| 13 | 23 | 33 | 43 |
| :--- | :--- | :--- | :--- |
| 14 | 24 | 34 | 44 |


mixw,r t1,r1,r3 mixw.l t1.r1.r1 mixw,r t2,r2,r4 mixw,t t2,r2,r2

- n.n matrices : n. $\log (\mathrm{n})$ instructions
(hp) HEWLETT
PACKARD
E. Casseau - ARCHI 09


## MAX-2

- Parallel subword Add/Sub: with modulo arithmetic or signed saturation or unsigned saturation


Negative Overflow
 PACKARD

## MAX-2

- SAD using saturation arithmetic

$$
\Delta=\sum_{y=0}^{N-1} \sum_{x=0}^{N-1}\left|\operatorname{Img}_{1}(y, x)-\operatorname{Img}_{2}(y, x)\right|
$$



| hsub,us | r1, r2, r3 | r3 40 400 |
| :---: | :---: | :---: |
| hsub,us | r2, r1, r4 | $r 4$0 191 0 28 |
| hadd | r3, r4, r5 | r5 40 [191\|100 28 |

## MAX-2

- Execution time speedup (PA8000 with MAX-2 vs without MAX-2)


HEWLETT PACKARD

## SWP in DSP chips: examples

- TigerSHARC (Analog Devices)
- combine VLIW and SIMD
- each of the two datapaths can processes
- Eight 8-bit operations
- Four 16-bit operations
- Two 32-bit operations
- TMS320C64x (Texas Instruments)
- fixed point DSP
- 2 clusters
- dual 16-bit and quad 8-bit SIMD additions and comparisons
- dual 16-bit and quad 8-bit SIMD multiplications


## SWP multimedia operator design

- Conventional subword sizes
- uniform arithmetic relation with subword sizes:
- 8, 16, 32-bits etc. (MAX-2, MMX, Altivec, ...)
- complexity of operators is less but under utilization of resources for multimedia applications:
- pixel's sizes: $8,10,12$ and sometimes 16 -bits
- $\Rightarrow$ multimedia oriented subword sizes : $8,10,12,16$
- no uniform arithmetic relation with subword sizes
- complexity of operators is increased but resource utilization for multimedia applications is better


## SWP multimedia operator design

- Synopsys SIMD IPs
- VHDL/Verilog signed or unsigned SIMD adder, SIMD adder with carry, SIMD multiplier

| Parameter | Values | Description |
| :--- | :--- | :--- |
| width | $\geq 2$, must be a multiple of <br> $2^{\text {nocconss-1 }}$ | Word length |
| no_confs | $\geq 2$ | Number of configurations |

no_confs : number of possible configurations
conf: $2^{\text {conf }}$ partitions of size (width/2conf)
$\Rightarrow$ subword sizes : uniform arithmetic relation 2/4/8/16/32..
E. Casseau - ARCHI 09

## SWP multimedia operator design

- $\Rightarrow$ multimedia oriented subword sizes : 8, 10, 12, 16
- "good" choice : word size = 40-bits
- supported subword sizes: $8,10,12,16$-bits
- gives better efficiency for different pixel sizes

|  | conventional(8/16/32) |  | dedicated(8/10/12/16/40) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\#$ | use ratio | $\#$ | use ratio\% |
| $\mathrm{a}(8)$ OP b(8) | 4 | 100 | 5 | 100 |
| $\mathrm{a}(10)$ OP b(10) | 2 | 62 | 4 | 100 |
| $\mathrm{a}(12)$ OP b(12) | 2 | 75 | 3 | 90 |
| $\mathrm{a}(16)$ OP b(16) | 2 | 100 | 2 | 80 |
| $\mathrm{a}(32)$ OP b $(32)$ | 1 | 100 | 1 | 80 |
| $\mathrm{a}(40)$ OP b(40) | 0 | X | 1 | 100 |

## ADD architectures

- Adders are used in:
- addition
- subtraction
- multiplication
- division
- Different types of adders:
- ripple carry adder
- carry look ahead adder
- carry save adder
- conditional sum adder
- Speed of the processing system heavily depends upon these fundamental units.

Ripple Carry Adder (RCA)

- Conventional way of adding two numbers.
- N -bit full adders are required to add two N-bit operands
- Slowest adder (carry ripples from the LSB to MSB)
- Takes minimum area

RCA is used when

- minimum hardware is required
- speed is not critical
- Speed is linear with word length $\mathrm{O}(\mathrm{N})$


SWP enabled Ripple Carry Adder

- This example: 16 -bit SWP enabled ripple carry. It can perform either:
- Four 4-bit additions

Two 8-bit additions

- One 16-bit additions

E. Casseau - ARCH 09


## Carry Look Ahead adder (CLA)

- Speed of RCA get worst when number of bits increases
- Remedy
- use Carry look ahead adder

CLA calculate carries in advance

- Carry is calculated using
- carry generate logic
- carry propagate logic
- Generation of all carries simultaneously using CLA generator

Case 1 (Kill): $k_{i}=x_{i}^{\prime} y_{i}^{\prime}=\left(x_{i}+y_{i}\right)^{\prime}$
Case 2 (Propagate): $p_{i}=x_{i} \oplus y_{i}$
Case 3 (Generate): $g_{i}=x_{i} y_{1}$
Then

| Case | $x_{i}$ | $y_{i}$ | $x_{i}+y_{i}$ | $c_{i+1}$ | Comment |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 0 | 0 | 0 | kill (stop) carry-in |
| 2 | 0 | 1 | 1 | $c_{i}$ | propagate carry-in |
|  | 1 | 0 | 1 | $c_{i}$ | propagate carry-in |
| 3 | 1 | 1 | 2 | 1 | generate carry-out |

## Carry Look Ahead adder

- Must generate carry when
- $\mathrm{Ai}=\mathrm{Bi}=1$
- $\mathrm{Gi}=\mathrm{Ai} \mathrm{Bi}$
- Carry propagate:
- $\mathrm{Pi}=\mathrm{Ai}$ xor Bi
- carry-in will equal carry-out here
- Sum and Cout can be re-expressed in terms of generate/propagate:
- $\mathrm{Ci}+1=\mathrm{Gi}+\mathrm{Pi} \mathrm{Ci}$
- $\mathrm{Si}=\mathrm{Ci}$ xor Pi
- Re-express the carry logic
- $\mathrm{C} 1=\mathrm{G} 0+\mathrm{P} 0 \mathrm{C} 0$
- $\mathrm{C} 2=\mathrm{G} 1+\mathrm{P} 1 \mathrm{C} 1$
- $\quad=\mathrm{G} 1+\mathrm{P} 1(\mathrm{G} 0+\mathrm{P} 0 \mathrm{C} 0)$
- $\quad=\mathrm{G} 1+\mathrm{P} 1 \mathrm{G} 0+\mathrm{P} 0 \mathrm{P} 1 \mathrm{C} 0$
E. Casseau - ARCH 09


Carry logic gets costly with the increase in word length.

## SWP enabled CLA adder

- Implementation
- Multiple subword sizes can not be easily combined
- Separate implementation of blocks
- Sharing of components between blocks is performed by the synthesis tool
- This example: SWP enabled 16-bit CLA which performs one of the following operation:
- Four 4-bit additions
- Two 8-bit additions
- One 16-bit additions



## Group CLA adder

- Disadvantage of CLA:
- carry logic gets more complicated for more than 4-bits
- Remedy:
- implement CLA adders as 4-bit modules.
- Each 4-bit adder gives group propagate (PG) and generate (GG) signal:
- $P G=$ P3.P2.P1.P0
- $\mathrm{GG}=\mathrm{G} 3+\mathrm{P} 3 \mathrm{G} 2+\mathrm{P} 3 . \mathrm{P} 2 . \mathrm{G} 1+$

P3.P2.P1.G0


37
E. Casseau - ARCH 09

## SWP enabled group CLA adder



## SWP multimedia ADD operator

- Adders between the control logic can be:
- ripple carry adder RCA
- carry look ahead adder CLA
- Selected subword size determines the control bits
- propagate/block the carry



## SWP multimedia ADD operator



- Compared to SWP RCA:
- area of SWP CLA is more
- CP of SWP CLA is less
- efficiency of SWP CLA is less

Subword sizes:

Synthesis tools:
Synopsys / Mentor Graphics Precision RTL

## Multiplication

- Input:
- N -bit multiplier
- M-bit multiplicand
- Partial Products:
- generation of partial products
- left shift the partial products
a, $b_{b}, b_{b}, b_{b}, b_{a}, b_{a}, b_{0}, b_{0}$

$a_{1} b_{2} a_{6} b_{2} a_{5} b_{2} a_{4} b_{2} a_{3} b_{2} b_{2} a_{2} b_{2} b_{2} a_{1} b_{2} b_{2} a_{0} b_{2}$
$a_{a_{3}} b_{3} a_{6} b_{3} \quad a_{3} b_{3} a_{4} b_{3} b_{3} a_{3} b_{3} \quad a_{2} b_{3} a_{1} b_{3} b_{3} a_{0} b_{3}$
$a_{3} b_{4} a_{6} b_{4} a_{3} a_{5} b_{4} a_{4} b_{4} a_{3} b_{4} a_{4} b_{4} a_{4} b_{4} a_{4} b_{4}$


$a_{3} b_{6} a_{6} b_{6} a_{5} b_{6} a_{4} b_{6} a_{3} b_{6} a_{2} b_{6} a_{1} b_{6}$
- Final Product: $\square$
addition of shifted partial
products
- $(N+M)$ bit final product

Implementation principle of a basic SWP multiplier

- Word size: 8 bits
- Subword size: 4 -bits
- Multiplier

- a_low \& a_high = 4-bits
- Multiplicand
- b_low \& b_high = 4-bits
- Subword size = 4
- 1st partial product
- 4th partial product
- Word size $=8$
- addition of all PPs

$$
a_{H} b_{L} 2^{4}+a_{L} b_{L}+b_{H} a_{H} 2^{8}+a_{L} b_{H} 2^{4}
$$

## Implementation principle of a basic SWP multiplier

- Word size: 8 bits
- Subword size: 4-bits

$$
\begin{array}{lllllllll}
2^{63} & 2^{56} & 2^{48} & 2^{40} & 2^{32} & 2^{24} & 2^{16} & 2^{8} & 2^{0} \\
\hline
\end{array}
$$

- Multiplier
- a_low \& a_high = 4-bits
- Multiplicand
- b_low \& b_high = 4-bits
- Subword size $=4$

- 4th partial produc
- Word size = 8 (a) Subword Size $=16$ Bits
- addition of all PPs


## Booth recoding

- Basic idea: reduce the number of partial products to reduce the number of accumulations
- Radix-2 : partial product $=($ multiplicand $) \times\{0,1\}$
- Radix-4 : partial product $=($ multiplicand $) \times\{00,01,10,11\}$
- Instead of multiplying with single bit, we multiply with two bits hence making partial products half



## SWP enabled multiplier

- SWP enabled booth multiplier design :
- Multiple subword sizes can not be easily combined :
- separate implementation of blocks
- blocks share components when possible
- Synthesis results for both ASIC and FPGA technologies
- Basic multiplier :

|  | Nand gates (CLB) | CP | Nand gates x CP |
| :---: | :---: | :---: | :---: |
| without SWP | $\times 1$ | $\times 1$ | 1 |
| with SWP | $\times 1,7$ | $\times 1,05$ | $\mathbf{1 , 8}$ |

- Booth multiplier :

|  | Nand gates (CLB) | CP | Nand gates $\times$ CP |
| :---: | :---: | :---: | :---: |
| without SWP | $\times 0,7$ | $\times 1,6$ | 1,12 |
| with SWP | $\times 1,2$ | $\times 1,65$ | $\mathbf{2}$ |

## SWP multiplier by Krithivasan \& Schulte

[ ] S. Krithivasan, M.J. Schulte, Multiplier Architectures for Media Processing, Asilomar Conference on signals, systems and computers, vol.2, pp 2193-2197, 2003.

- Avoids the detection an suppression of carries across subword boundaries
- Designed to perform in parallel:
- One $32 \times 32$
- Two $16 \times 16$
- Four 8 X 8
- Supports operands in both:
- unsigned
- 2's complement


## SWP multiplier by Krithivasan \& Schulte

## SWP multiplier by Krithivasan \& Schulte

Ex.: word size: 8-bits, no subword

- Fig (a) shows PPs for unsigned
 $a_{0} b_{1} a_{a} b_{1} a_{1} a_{5} b_{1} a_{4} b_{1} a_{1} b_{1} b_{1} a_{2} b_{1} a_{1} b_{1} b_{1} b_{1}$

Ex.: word size : 32-bits, subword: 8-bit

- When subword size is 8 :
- four $8 \times 8$ unsigned multiplications
- lot of PP are set to '0'
- Fig (b) shows PPs for 2's complement :
- $2 n-2$ PPs bits are inverted
- '1' added in column n

$$
a_{0} b_{1} a_{a} b_{1} a_{0} b_{1} a_{0} b_{0} a_{1} b_{0} a_{0} a_{0} b_{1} a_{1} b_{1} a_{0} b_{1}
$$

- ' 1 ' added in column $2 n-1$
- Fig (c) supports both using control bit ' $t$ ' :
- $t=1$ ' (2's complement multiplication)
- $\mathrm{t}=$ = 0 ' (unsigned multiplication)
- To set unwanted PPs to ' 0 '
- AND gates are required

$$
\begin{aligned}
& \hat{a}_{3} b_{1} a_{6} b_{1} a_{3} b_{1} a_{1} b_{4} b_{1} a_{3} b_{1} b_{1} b_{2} b_{1} a_{1} b_{1} b_{1} b_{0}
\end{aligned}
$$



## SWP multiplier by Krithivasan \& Schulte

Ex.: word size : 32-bits, subwords: 8,16 bits

- Fig (a) : two $16 \times 16$ unsigned multiplications
- Z16 regions are set to zero

\author{

| $2^{63}$ | $2^{56}$ | $2^{48}$ | $2^{40}$ | $2^{32}$ | $2^{24}$ | $2^{16}$ | $2^{8}$ | $2^{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

}


- Fig (b) : four $8 \times 8$ unsigned multiplications - Z16 and Z8 regions are set to zero



## SWP multiplier by Krithivasan \& Schulte

Ex.: word size : 16-bits
subwords: 4,8 bits

- e.g. when doing two 8X8
- 't' are added to column 8 and 24
- PPs bits formed by $a_{7}$ or $b_{7}$ and $a_{15}$ or $b_{15}$ are inverted - Product bits $p_{7}$ and $p_{15}$ are inverted.

$\begin{array}{lllllllllllllllllllllllllll}31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5\end{array} 4_{11} 3$

$\qquad$ - • • - .


$\qquad$

$\bar{x} x$ is inver
$x-x$ is inverted if subword size is 4 or 8 , and
$\bar{x}-x$ is inverted ift=1 (Unless set to zero)

## Reconfigurable SWP operator

- Operator word size : 40-bits
- subword sizes : 8, 10, 12, 16-bits.
- Basic arithmetic operations:

| Basic arithm | operations: |
| :---: | :---: |
| - ( $\left.\mathrm{a}_{\mathrm{i}} \pm \mathrm{b}_{\mathrm{i}}\right)$ | Signed data |
| $\left\|a_{i} \pm b_{i}\right\|$ | Signed data |
| - $\left(\mathrm{a}_{\mathrm{i}} \times \mathrm{b}_{\mathrm{i}}\right)$ | Signed/unsigne |
| - $\left\|a_{i}-b_{i}\right\|$ | Unsigned data |
| $\left(a_{i}+b_{i}\right)$ | Unsigned data |

- Complex operations:
- $\sum_{\sum}\left(a_{i} \pm b_{i}\right) \quad$ Signed data
- $\sum\left|a_{i} \pm b_{b}\right| \quad$ Signed data
- $\sum_{\sum}\left(a_{i} \times b_{i}\right) \quad$ Signed/unsigned data

- $\sum\left|a_{i}-b_{i}\right| \quad$ Unsigned data
- $\sum\left(a_{i}+b_{i}\right) \quad$ Unsigned data
- Combination of complex operations:
- $\sum_{\sum}\left|\left(a_{i}+b_{i}\right)\right|+\sum\left|\left(a_{i}-b_{i}\right)\right|$

Signed data

- $\sum_{\sum\left(a_{i}+b_{i}\right)+\sum\left(a_{i}-b_{i}\right)}$ Signed data
$\begin{array}{ll} & \sum\left(a_{i}+b_{i}\right)+\sum\left|\left(a_{i}-b_{i}\right)\right| \\ \sum\left|\left(a_{i}+b_{i}\right)\right|+\sum\left|\left(a_{i}-b_{i}\right)\right|+\sum\left(a_{i}+b_{i}\right)+\sum\left(a_{i}-b_{i}\right) \quad \text { Unsigned data } \\ \text { Signed dat }\end{array}$
- etc.
E. Casseau - ARCH 09



## Reconfigurable SWP operator

- Operator word size : 40-bits
- subword sizes : 8, 10, 12, 16-bits.

- Synthesis results

|  | Nand gates (CLBs) | CP |  |
| :---: | :---: | :---: | :---: |
| 130nm tech. | 30.000 | 7 ns | (mult.:15.000 gates) |
| 90 nm tech.: | 31.000 | 10 ns | (mult.:11.000 gates) |
| FPGA VirtexII | 2.800 | 17 ns | (mult.:1.500 CLBs) |

Reconfigurable SWP operator

| $\begin{gathered} \substack{\text { Operation } \\ \text { Type }} \end{gathered}$ | $\begin{aligned} & \text { Data } \\ & \text { Dormat } \end{aligned}$ | $\begin{aligned} & \text { Power } \\ & \text { P(mW) } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { \%age of } \\ \text { total power } \end{array}$ |
| :---: | :---: | :---: | :---: |
| All enable | - | 6.93 | 100 |
| $1 \mathrm{a}+\mathrm{bl}$ | signed | 2.9 | 42 |
| \|a-bl | unsigned | 2.6 | 38 |
| (axb) | signed | 4.0 | 58 |
| Ela+b\| | signed | ${ }^{3} 3$ | 47 |
| Ela-b\| | unsigned | 2.9 | 42 |
| E(axb) | signed | 4.4 | 64 |



- Clock period $=10$ ns
- ASIC tech :130nm
- Maximum power consumed by $\sum(\mathrm{a} \times \mathrm{b})$ operation (64 \% of total power) ${ }_{56}$
E. Casseau - ARCH 09


## References

- J. Fridman, Sub-Word Parallelism in Digital Signal Processing IEEE Signal Processing Magazine, pp 27-35, March 2000.
- S. Krithivasan and M.J. Schulte, Multiplier Architectures for Media Processing, Thirty seventh Asilomar Conference on signals, systems and computers, vol.2, pp 2193-2197, 2003.
- P Corsonello, S Perri, M.A Iachino1 and G Cocorullo Variable Precision Arithmetic Circuits for FPGA Based Multimedia Processors, IEEE Transactions on very large scale integration (VLSI) systems, VOL. 12, No.9, September 2004.
- A. Danysh, D. Tan, Architecture and Implementation of a Vector/SIMD Multiply-Accumulate Unit, IEEE Compute Society, volume 54, Issue 3, pp 284-293, March 2005
- J. Wakerly, Digital Design, 3rd Edition, Prentice Hall, Upper Saddle River, NJ, 2000
- M. O. Cheema, O. Hammami, Customized SIMD Unit Synthesis for System on Programmable Chip - A Foundation for HW/SW Partitioning with Vectorization, IEEE Design Automation conference, , pp 54-60, Jan 2006.
- C. Brunelli, P.Salmela, J.Takala and J.Nurmi, A Flexible Multiplier for Media Processing, IEEE workshop on Design and Implementation, pp 70-74, Nov 2005.


## Acknowledgment

- Design and syntheses have been performed by Shafqat Khan, PhD student INRIA/IRISA

