


Fundamentals of Digital & Analog System Testing




Michel Renovell

ARCHI'09

Introduction

ARCHI




```

process begin
wait until not
CLOCK'stable
and CLOCK;
ENABLE='1' then
TOGGLE
TOGGLE
end if;
end process;
    
```

Introduction

ARCHI




```

process begin
wait until not
CLOCK'stable
and CLOCK;
ENABLE='1' then
TOGGLE
TOGGLE
end if;
end process;
    
```

Introduction

ARCHI



```

process begin
wait until not
CLOCK'stable
and CLOCK;
ENABLE='1' then
TOGGLE
TOGGLE
end if;
end process;
    
```

Introduction

ARCHI

00101...
.....
11010... n → [Digital Circuit] → m

10110...
.....
00011...

- Boolean Testing
- Test Patterns
- Go/NoGo

Introduction



ARCHI





00101...
.....
11010... n → [Digital Circuit] → m





10110...
.....
00011...

- Exhaustive Testing
- 2^{64} patterns
- $10^{19}/100\text{MHz} = 10^{11}\text{s}$
- => 5850 years

- Realistic Test
- 10s / 100MHz
- 10^9
- $1 / 10^{10}$







Fundamentals ARCH1

Digital

```

process begin
wait until not
CLOCK'stable
and CLOCK;
if ENABLE='1' then
TOGGLE<= not
TOGGLE;
end if;
end process;

```

Specification ?

- Logic
- Timing

Fundamentals ARCH1

Digital

```

process begin
wait until not
CLOCK'stable
and CLOCK;
if ENABLE='1' then
TOGGLE<= not
TOGGLE;
end if;
end process;

```

Specification ?

- Logic
- Timing

Fundamentals ARCH1

Digital

$Se = \frac{\Delta Ps}{\Delta Pdi}$

Very High T/Se

Circuit Indpt

$T = 50\%$





Fundamentals ARCH1





Digital





Deviation





Spot





Pout























BIST ARCHI

degré	1	0	13	4	3	1	0	25	3	0	1	0
2	1	0	14	12	11	1	0	26	8	7	1	0
3	1	0	15	1	0	0	0	27	8	7	1	0
4	1	0	16	5	3	2	0	28	3	0	0	0
5	2	0	17	3	0	0	0	29	2	0	0	0
6	1	0	18	7	0	0	0	30	16	15	1	0
7	1	0	19	6	5	1	0	31	3	0	0	0
8	6	5	1	0	20	3	0	32	28	27	1	0
9	4	0	0	21	2	0	0	33	13	0	0	0
10	3	0	0	22	1	0	0	34	15	14	1	0
11	2	0	0	23	5	0	0	35	2	0	0	0
12	7	4	0	24	4	3	1	0	36	11	0	0

$P(x) = x^{34} + x^{15} + x^{14} + x + 1$

$P(x) = x^{22} + x + 1$

BIST ARCHI

Test Length² Seed/Clock Reconf Polyn

BIST ARCHI

```

    graph TD
      CD[Circuit Description] --> TM[Testability Meas.]
      CD --> DFT[DFT & BIST insert]
      TM --> DFT
      DFT --> TCD[Testable Circuit Description]
      DFT --> FL[Fault List]
      FL --> S[S1, S2, ..., Sk]
      S --> SS[Seed Selection]
      SS --> V[Vectors]
      SS --> LSV[LFSR Vectors]
      V --> FS[Fault Simulation]
      LSV --> FS
      FS --> SCL[Seed/Clock List]
      FS --> FC["FC = N_ED / N_FT ?"]
  
```

Boundary Scan ARCHI

Component Test Input supplied by tester Output monitored by tester

Interconnect Test Input supplied by tester Output monitored by tester

Digital IC Digital IC Digital IC PCA Edge Connector

Mechanical Probing

