## Processor Extensions for Security

#### Arnaud Tisserand

CNRS, IRISA laboratory, CAIRN research team

École ARCHI Lille, Nord June 8–12th 2015

Part I

Introduction



#### Security: Applications & Aspects Part I **Cryptographic Features** Introduction Software vs Hardware Support Hardware Acceleration Solutions Basic Cyphering Part II Symmetric vs Asymmetric Cryptography Security Background Theoretical Attacks Cryptographic Hash Functions Physical Attacks Random Number Generators (RNG) Cryptographic Processors Part III Cryptographic Co-Processors & Accelerators **Processors and Co-Processors** Trusted Platform Module (TPM) Instruction Set Part IV Instruction Set Extensions Instruction Set Extensions Addition of Long Operands Extension for Finite Fields Arithmetic Extensions for AES Conclusion, future prospects, references

Summary

A. Tisserand, CNRS–IRISA–CAIRN. Processor Extensions for Security

2/81

#### Applications with Security Needs



#### We need protections against:







#### A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

Security: Applications & Aspects

Software vs Hardware Support

Hardware Acceleration Solutions

**Cryptographic Features** 

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

## Security Aspects



A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

5/81

## Cryptographic Features

**Cryptographic primitives:** 

• Random numbers generation

• Digital signature

Hash function

• Encryption

#### **Objectives**:

- Confidentiality
- Integrity
- Authenticity
- Non-repudiation
- . . .

#### Implementation issues:

- Performances: speed, delay, throughput, latency
- Cost: device (memory, size, weight), low power/energy consumption, design

• . . .

• Security: protection against attacks

**Applications**: smart cards, computers, Internet, telecommunications, set-top boxes, data storage, RFID tags, WSN, smart grids...

# Steganography

**Cryptography:** art of secret **Steganography:** art of dissimulation

Principle: hide a secret message into another message (support)



A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

6/81

## Software vs Hardware Support





A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

## Hardware Acceleration Solutions

#### At cluster/network/system level: (autonomous) dedicated processors

- Digital signal processors (DSPs)
- Network processors
- Multimedia processors
- Cryptographic processors

#### At computer level: co-processors and accelerators

- Dedicated cards for specific applications: video (GPU), audio, ...
- Cryptographic co-processors

#### At processor/core level: instruction set extensions

- Vector/matrix computations, SIMD, FMA, small floats, data shuffling, bit manipulation, cache interaction, prefetching
- Multimedia & signal processing applications
- Cryptographic extensions (AES, GF(2<sup>m</sup>) multiplication)
- A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

# Basic Cyphering

Alice wants to secretly send a message to Bob in such a way Eve (eavesdropper/spy) should have **no** information





# Part II

# Security Background

- Basic Cyphering
- Symmetric vs Asymmetric Cryptography
- Theoretical Attacks
- Cryptographic Hash Functions
- Physical Attacks

Random Number Generators (RNG)

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

# 

Symmetric / Private-Key Cryptography

- A : Alice, B : Bob
- $\mathcal{M}$ : plain text/message
- $\mathcal{E}$ : encryption/ciphering algorithm,  $\mathcal{D}$ : decryption/deciphering algorithm
- k: secret key to be shared by A and B
- $\mathcal{E}_k(\mathcal{M})$ : encrypted text
- $\mathcal{D}_k(\mathcal{E}_k(\mathcal{M}))$ : decrypted text
- E: eavesdropper/spy



Symmetric Cryptography Limitation

#### A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

13/81

## Symmetric or Asymmetric Cryptography?

Private-key or symmetric cryptography:

#### Simple algorithms

→ fast computation

- → limited cost (silicon area, energy)
- S requires a key exchange
- $\bigotimes$  key distribution problem for *n* persons

#### Public-key or asymmetric cryptography:

- 🙂 no key exchange
- only 2 keys per person (1 private, 1 public)
- 🙂 allows digital signature
- S more complex algorithms
  - → slower computation
  - → higher cost

## Asymmetric / Public-Key Cryptography



- *k*: B's public key (known to everyone including E)
- $\mathcal{E}_{k}(\mathcal{M})$ : ciphered text
- k': B's private key (must be kept secret)
- $\mathcal{D}_{k'}(\mathcal{E}_k(\mathcal{M}))$ : deciphered text

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

## **Theoretical Attacks**



#### Notations:

- $\mathcal{M}$  plain text
- $\mathcal{E}$  encryption algorithm
- $\mathcal{D}$  decryption algorithm
- k secret key

- $\mathcal{C} = \mathcal{E}_k(\mathcal{M})$  ciphered text
- 🖂 secured zone

#### RSA 768 Attack in December 2009

6 months on 80 parallel computers ( $\equiv 1500$  years for a single computer!)

#### RSA-768 =

 $\begin{array}{l} 3347807169895689878604416984821269081770479498371376856891 \\ 2431388982883793878002287614711652531743087737814467999489 \\ \times \end{array}$ 

3674604366679959042824463379962795263227915816434308764267 6032283815739666511279233373417143396810270092798736308917

#### Source: article

http://eprint.iacr.org/2010/006.pdf

**Factorization of a 768-bit RSA modulus.** Thorsten Kleinjung, Kazumaro Aoki, Jens Franke, Arjen K. Lenstra, Emmanuel Thome, Joppe W. Bos, Pierrick Gaudry, Alexander Kruppa, Peter L. Montgomery, Dag Arne Osvik, Herman te Riele, Andrey Timofeev, and Paul Zimmermann

**RSA** Signature

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

17/81



*H* a cryptographic hash function

# RSA Ciphering (Rivest, Shamir, Adleman 1977)



#### RSA key pair generation:

- 1. generate primes p and q (length l/2)
- 2. compute n = pq and  $\phi = (p-1)(q-1)$
- 3. select *e* such that  $1 < e < \phi$  and  $gcd(e, \phi) = 1$
- 4. compute **d** satisfying  $1 < \mathbf{d} < \phi$  and  $\mathbf{ed} \equiv 1 \mod \phi$

#### Security:

- integer factorization problem: compute (p,q) knowing just n is hard
- minimal key size recommendation: 1024 bits

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

## Cryptographic Hash Functions (1/2)



Security properties of cryptographic hash functions:

- preimage resistance (one way function):  $h \rightarrow m \mid h = H(m)$
- second preimage resistance<sup>1</sup>:  $m_1 \rightarrow m_2 \neq m_1 \mid H(m_1) = H(m_2)$
- collision resistance: finding  $(m_1, m_2)$  such that  $m_1 \neq m_2$  and  $H(m_1) = H(m_2)$  is very hard

Examples: MD5, WHIRLPOOL, SHA-1, SHA-2, SHA-3 (selection 2010)

Examples using openss1:

> echo "string" | openssl dgst -sha224 -hex

string	digest
0123456789	95ae4be607f065743ac1c81d1180591a919d08b8d4765e176b26f214
<b>1</b> 123456789	5c527cd1341a4338f09086e71d1a0d69f818d74a828c974b9433524a
01234 <mark>4</mark> 6789	94e5aa1d275dc3a21c76d28b011f4ea6121fa228af3ec7fa329da44f
012345678 <mark>8</mark>	b04c6b0b1d663ad0c00d749441747cc6df211ea6c98f4fd2dbf283ff

**One way function:**  $f : x \mapsto y = f(x)$ 

- given x, computing y is easy
- given y, computing x is very hard

**Trapdoor one way function**:  $f : x \mapsto y = f(x)$ 

- given x, computing y is easy
- given y, computing x is very hard
- given some (secret) information and y, computing x is easy

Example: p and q primes, computing n = pq is easy but finding (p, q) knowing just n is very hard

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

21/81

## Elliptic Curve Cryptography (ECC)



A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

22/81

#### RSA ECC security GF(p) $GF(2^m)$ level |*n*| [bits] |p| [bits] m [bits] 56 512 112 113 64 704 128 131 80 1024 160 163 ◄ 96 1536 192 193 112 233 2048 224 44 128 3072 256 283 192 7680 384 409

Key Size vs Security Level

 Security level of h: the best known algorithm takes 2<sup>h</sup> steps for breaking the cryptosystem

521

571

• RSA:  $\mathbb{Z}/n\mathbb{Z}$  with n = pq, p and q primes

15360

• ECC: GF(p) with p prime or  $GF(2^m)$ 

Source: SEC2 recommendations from Certicom (v1.0, Jan. 2000)

256

## Various Types of Attacks



EMR = Electromagnetic radiation A. Tisserand, CNRS-IRISA-CAIRN. *Processor Extensions for Security* 

# Side Channel Analysis/Attacks (SCA)



**General principle:** measure external parameter(s) on running device in order to deduce internal informations

## Side Channel Attacks

Attack: attempt to find, without any knowledge about the secret:

- the message (or parts of the message)
- informations on the message
- the secret (or parts of the secret)

#### "Old style" side channel attacks:



A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

## What Should be Measured?

Answer: everything that can "enter" and/or "get out" in/from the device

- power consumption
- electromagnetic radiation
- temperature
- sound
- computation time
- number of cache misses
- number and type of error messages
- ...

The measured parameters may provide informations on:

- global behavior (temperature, power, sound...)
- local behavior (EMR, # cache misses...)

## Power Consumption Analysis

#### "Read" the Traces

#### **General principle:**

- 1. measure the current i(t) in the cryptosystem
- 2. use those measurements to "deduce" secret informations



A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

29/81

## Differences & External Signature

An algorithm has a current signature and a time signature:





Source: [8] Kocher, Jaffe and Jun. Differential Power Analysis, Crypto99

A. Tisserand, CNRS–IRISA–CAIRN. Processor Extensions for Security

## Simple Power Analysis (SPA)



Source: [8]

## SPA in Practice

## Limits of the SPA

#### General principle:



Methods: interpretation of the differences in

- control signals
- computation time
- operand values
- ...

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security





Example of behavior difference: (activity into a register)



**Important**: a small difference may be evaluated has a noise during the measurement  $\rightarrow$  traces cannot be distinguished

Question: what can be done when differences are too small?

Answer: use statistics over several traces

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

## Electromagnetic Radiation Analysis (1/2)

General principle: use a probe to measure the EMR



**EMR measurement**:

- global EMR with a large probe
- local EMR with a microprobe

## Electromagnetic Radiation Analysis (2/2)

EMR analysis methods:

→ X-Y table

- simple electromagnetic analysis: SEMA
- differential electromagnetic analysis: DEMA

Local EMR analysis may be used to determine internal architecture details, and then select weak parts of the circuit for the attack

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

37/81

## Random Number Generators (RNG)

Pseudo random number generator (PRNG):

- deterministic algorithms
- very high throughput and good statistical properties
- various algorithms ->> quality/throughput/cost tradeoffs

#### True random number generator (TRNG):

- non-deterministic algorithms (physical random source)
- limited throughput
- quality = func(environment parameters, ...) → attacks

Hybrid random number generator (HRNG):

- HRNG = TRNG + PRNG
- very high speed and very good quality
- selection needs more research





#### A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

38/81

## Historical Hardware TRNGs



ATT Patent 1946, source: P. Kohlbrenner

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

20

#### **TRNGs** Selection

#### Physical noise source:

- quantum physics
- radioactive decay
- atmospheric noise
- thermal/Johnson noise
- jitter in ring oscillator sampling 🔸
- meta-stability
- noises in circuits: 1/f, shot, popcorn, crosstalk, ...
- . . .

#### Characteristics:

- throughput (? Mb/s)
- randomness quality (bias, entropy/bit, stability, effects of environment variations, ...)
- security  $\rightarrow$  fully integrated in the chip
- cost (silicon area, power consumption)

#### A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

# Example of Ring Oscillator (RO) Based TRNG



#### Description:

- *k* free running ring oscillators
- f<sub>s</sub> is the sampling frequency
- post processing: enhance statistical parameters
- on-line quality test (environment variations, attacks, ...)

#### A. Tisserand, CNRS–IRISA–CAIRN. Processor Extensions for Security

# Free Running Ring Oscillator



A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

## Post Processing

Purpose: enhance statistical parameters of the output sequence

- reduce bias  $Pr(x = 1) = 0.5 + \epsilon$  (AIS 31:  $\epsilon < 0.0173$ )
- increase entropy per bit (the real randomness)

Typical post processing methods:

• Von Neumann correction

input bits	(0,0)	(0,1)	(1,0)	(1,1)
output bit	none	1	0	none

- Linear feedback shift register (LFSR)
- Hash function (e.g. SHA)
- Ciphering (e.g. AES)
- Resilient function (e.g. error code computations)
- . . .

41/81

43/81

Trade-off: entropy per bit, data rate, cost, quality

## RO Based TRNG Example

## Example of Measurements on FPGAs

### TRNG from [6] (Altera Stratix II):



A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

## Cryptographic Processors

• Mechanical devices

Example 1: Confederate Cipher Disc used during the American Civil War (1861-1865)

Example 2: CD-57 portable, produced in 1957

- Electromechanical devices
   Example: Enigma used during the 2nd World War
- Electronic circuits 1970s for bank applications
- Tomorrow?

Images sources: http://fr.wikipedia.org/ & http://cryptomuseum.com/

## [11]

#### Description:

- k = 114 RO of 13 inverters
- resilient function: BCH(256, 13, 113) code
- mathematical model (but not realistic assumptions)
- data rate 2.5 Mb/s on FPGA

#### Problems:

- very complex calibration (external measurement of the jitter!!!)
- too many transitions in the xor tree
- setup/hold violations in the flip-flop
- ...

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

45/81

## Part III

## Processors and Co-Processors

#### Cryptographic Processors

Cryptographic Co-Processors & Accelerators

#### Trusted Platform Module (TPM)

## The Bombe

Electromechanical device designed for deciphering (*i.e.* breaking) Enigma



Bletchley Park (http://www.bletchleypark.org.uk/)

Image source: http://fr.wikipedia.org/

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

49/81

51/81

. . .

# Trusted Platform Module (TPM)

Hardware device for authentication and accreditation of the platform

• Boot process integrity: -> system start-up is tamper free

Verification of (many) stored measurements from previous boots Verification of code & behavior: BIOS, chip-set, peripherals, firmwares, boot loader. kernel. . . .

- Data protection: -> robust against software and physical attacks Security keys, passwords, certificates
- Improved Security support for operating system:

Encryption, hash functions, RNG, key generation & management Memory protection, session isolation, protected partition, security support for virtual machines

Device physically locked to the motherboard

Specifications: Trusted Computing Group (TCG, created in 1999) http://www.trustedcomputinggroup.org/

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

# IBM 4765 PCIe Cryptographic Coprocessor



Images source: https://www-03.ibm.com/security/cryptocards/pciecc/pdf/PCIe\_Spec\_Sheet.pdf NIST certification: http://csrc.nist.gov/groups/STM/cmvp/documents/140-1/140sp/140sp1505.pdf

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security



LPC: low pin count A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

## TPM Example from Infineon

TPM Block diagram (from Infineon white paper [5]):



A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security



## Instruction Set Extensions

Instruction Set

Instruction Set Extensions

Addition of Long Operands

Extension for Finite Fields Arithmetic

Extensions for AES

## Our ECC (Co)Processor



- Functional units:  $\pm, \times, 1/x$  for GF(p) or GF(2<sup>m</sup>), key recoding
- Memory: main register file + internal registers in FUs
- Control: operations (curve and field levels) schedule, parameters management, active countermeasures...

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

54/81

## Instruction Set

Programming interface of a processor:

- Instruction set (or instruction set architecture)
  - Control flow operations
  - Computations operations (ALU, floating-point)
  - Memory and data handling operations
- Registers features and organization
- Memory mapping
- Virtual memory support
- Virtual machines support
- Interruption and exception handling
- Permissions
- I/O space organization
- . . .

#### Instruction Set Extensions

#### **Objectives:**

- Improve efficiency for (useful) operations and memory handling: multimedia, signal processing, codecs, cryptography, ...
- Increase internal parallelism: vector, matrix, SIMD (single instruction multiple data)
- Efficient support for specific operations: dedicated hardware operators

#### **Programming models:**

- Compiler assisted generation: compiler identifies patterns to be mapped on the extended IS
- Optimized library based design: replace a standard and generic library by a specific library for the target processor extended IS
- Intrinsics:

access to low-level instructions from a high-level programming language

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

57/81

59/81

# MMX Example

- 8 new 64b registers (in 80b floating-point ones): MMO, MM1, ..., MM7
- 4 new vector data types:



- 57 new instructions: (examples)
  - logic: por, pand, pxor, psrlw, psrld, psrlq, psraw, psraq, ...
  - maths: paddb, paddsb, paddusb, paddw, paddsw, paddusw, paddd, pmulhw, pmullw, ...
  - comparisons: pcmpeqb, pcmpeqw, ...
  - ► data movement: movd, movq, ...
  - data packing: packsswb, packssdw, punpckhbw, ...

# Examples of Instruction Set Extensions

For x86 architectures:

- MMX (1996, Intel) +57 instructions and +8 registers 64b
- 3D Now (1997, AMD, ) +21 instructions and +8 registers 64b (FP/MMX)
- SSE (1999, Intel) +70 instructions and +8 registers 128b
- SSE2 (2001, Intel) +144 instructions and +8 registers 128b
- SSE3 (2004, Intel) +13 instructions
- SSE4 (2006, Intel) +54 instructions
- AVX (2008, Intel) +12 instructions and registers  $128{\rightarrow}256b$
- AES (2008)
- F16C (2009, AMD)
- XOP (2009, AMD)
- FMA (2011)
- BMI (2012)

Instruction set extensions have been proposed for other architectures: MAX-1 for PA-RISC, VIS for Sparc, AltiVec for Apple-IBM-Motorola), MIPS-3D for MIPS, NEON for ARM, ...

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

#### 58/81

## AVX Example



Example of new instructions:

- VBROADCASTSS, VBROADCASTSD, VBROADCASTF128: broadcast 32b, 64b or 128b word to ALL elements
- permutations
- shuffles

## XOP Example

# 

Images source: https://chessprogramming.wikispaces.com/XOP

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

61/81

# Hardware Extension for Large Additions

Proposed solution: local flip-flop to store carries "between" sub-words



- $c_{\text{out}}$  produced at step i is used as  $c_{\text{in}}$  at step i + 1
- very cheap, no more control issues
- $c_{\rm in} = 0$  for the first sub-word
- New instruction ADC (*i.e.* add with carry)

**Problem**: how can I use this instruction from a high level programming language?

# Addition of Long Operands

Addition of long operands is very important in:

- multiprecision arithmetic, e.g. GMP, MPRI, MPFR, MPFI libraries
- asymmetric cryptography:
  - ▶ RSA 1024-8192 bits integers and modular arithmetic
  - ▶ ECC 160–600 bits finite fields elements GF(p) and  $GF(2^m)$
  - $\blacktriangleright$  Fully Homomorphic Encryption (>  $10^5$  bits integers or polynomials)
  - ► El Gamal signature, Diffie-Hellman key exchange, ...

Addition of long integers is not efficient using a standard ISA:

- Addition of w-bit words ( $w \in \{32, 64\}$ ) produces a w-bit sum
- Carry out  $(c_{\text{out}})$  handled as a flag (not an accessible value)
- Bad branch prediction since  $\mathrm{Proba}(\mathit{c}_\mathrm{out}=1) \approx \frac{1}{2}$

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

62/81

# Software Usage of ADC Instruction

Programming models:

- At assembly language level: explicit use of the ADC instruction not very popular
- At compiler level:

s = a + b + (c = 1 ? 1 : 0)

is identified as a call to the ADC instruction

#### does not work!

• Using intrinsic: fake function call (replaced by assembler code)

unsigned char \_addcarry\_u64 (
 unsigned char c\_in,
 unsigned \_\_int64 a,
 unsigned \_\_int64 b,
 unsigned \_\_int64 \* out )

## Hyper Short Introduction to $GF(2^m)$ Arithmetic

• Element of the field:  $A = \sum_{i=0}^{m-1} a_i x^i$  with  $a_i \in \{0, 1\}$  $A = 1 \cdot x^3 + 1 \cdot x^2 + 0 \cdot x + 1$  and  $B = 0 \cdot x^3 + 1 \cdot x^2 + 1 \cdot x + 1$ 

0 1 B: 0 1 1 1

• Field addition: component wise addition in GF(2) (*i.e.* bit wise XOR)

 $A+B: \begin{bmatrix} 1 & 0 & 1 & 0 \end{bmatrix}$ 

• Field multiplication: polynomial multiplication

A: 1

1



A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

65/81

# Advanced Encryption Standard (AES)



lmage source: http://fr.wikipedia.org/

# Extensions for $GF(2^m)$ Arithmetic

SSE2-4, AVX support:

- PXOR instruction: 128-bit exclusive OR
   addition in GF(2<sup>m</sup>)
- PCLMULQDQ instruction: 64-bit  $\times 64 \rightarrow 128$ -bit product product in  $GF(2^m)$

Carry-less multiplication

Other instructions: PCLMULLQLQDQ, PCLMULHQLQDQ, PCLMULLQHQDQ, PCLMULHQHQDQ

• inversion in the field: euclidean algorithm with  $\operatorname{GF}(2^m)$  addition, bit manipulation instructions

Future extensions (?): 256  $\times$  256  $\rightarrow$  512 bits

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

## **AES Round Operations**





Images source: http://fr.wikipedia.org/

NIST: National Institute of Standards and Technology

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

#### Instruction Set Extension for AES

- AESKEYGENASSIST key generation (partial operations)
- AESENC one round of encryption
- AESENCLAST last round of encryption
- AESDEC one round of decryption
- AESDECLAST last round of decryption
- AESIMC inverse mix columns
- PCLMULQDQ GF(2<sup>m</sup>) multiplication (carry less)

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

#### Hardware Support for Security: Pros/Cons

#### At cluster/network/system level: (autonomous) dedicated processors

- very high security (isolation, strong storage, protections against SCAs)
- Cost, not flexible, requires system level integration (client/server prg. model)

#### At computer level: co-processors and accelerators

- very high security (isolation, protections against SCAs)
- Onot flexible, requires computer level integration

#### At processor/core level: instruction set extensions

- 🙂 flexible
- Security against SCAs

#### Example

Source:

Shay Gueron

Intel's New AES Instructions for Enhanced Performance and Security

Proc. Fast Software Encryption (FSE) 2009

http://iacr.org/archive/ fse2009/56650054/56650054.pdf

```
tmp2 = _mm_xor_si128(tmp2,z1);
tmp1 = _mm_xor_si128(tmp1,feedback);
```

 $tmp4 = \_mm\_xor\_si128(tmp4,z3);$ 

 $tmp3 = \_mm\_xor\_si128(tmp3,z2);$ 

void AES\_128\_CBC\_Decrypt\_C\_4\_blocks (...) {

RKEY\_DECRYPT [10-k] =

feedback = \_mm\_load\_si128 ( (\_m128i\*)&IV [0]); z1 = \_mm\_load\_si128 ( (\_m128i\*)&CIPHERTEXT[0]);

tmp1 = \_mm\_xor\_si128(z1,RKEY\_DECRYPT[0]):

tmp2 = \_mm\_xor\_si128(z2,RKEY\_DECRYPT[0]); tmp3 = \_mm\_xor\_si128(z3,RKEY\_DECRYPT[0]);

tmp4 = \_mm\_xor\_si128(z4,RKEY\_DECRYPT[0])

z2 = \_mm\_load\_si128 ( (\_\_m128i\*)&CIPHERTEXT[4]); z3 = \_mm\_load\_si128 ( (\_\_m128i\*)&CIPHERTEXT[8]); z4 = \_mm\_load\_si128 ( (\_\_m128i\*)&CIPHERTEXT[12]);

\_mm\_load\_si128 ( (\_m128i\*)&Key\_Schedule\_Decrypt [4\*k]);

tmp1 = \_mm\_aesdec\_si128 (tmp1, RKEY\_DECRYPT [j]); tmp2 = \_mm\_aesdec\_si128 (tmp2, RKEY\_DECRYPT [j]);

tmp3 = \_mm\_aesdec\_si128 (tmp3, RKEY\_DECRYPT [j]); tmp4 = \_mm\_aesdec\_si128 (tmp4, RKEY\_DECRYPT [j]);

tmp1 = \_mm\_aesdeclast\_si128 (tmp1, RKEY\_DECRYPT [10]);

tmp2 = \_mm\_aesdeclast\_si128 (tmp2, RKEY\_DECRYPT [10]); tmp3 = \_mm\_aesdeclast\_si128 (tmp3, RKEY\_DECRYPT [10]);

tmp4 = \_mm\_aesdeclast\_si128 (tmp4, RKEY\_DECRYPT [10]);

\_m128i RKEY\_DECRYPT [11]; \_m128i tmp1, tmp2, tmp3, tmp4, feedback;

\_m128i z1, z2, z3, z4;

for (k=0; k<11; k++)

for(j=1; j <10; j++) {

int j, k;

```
_mm_store_si128 ((_m128i*)&DECRYPTED_TEXT[0], tmp1);
_mm_store_si128 ((_m128i*)&DECRYPTED_TEXT[4], tmp2);
_mm_store_si128 ((_m128i*)&DECRYPTED_TEXT[8], tmp3);
_mm_store_si128 ((_m128i*)&DECRYPTED_TEXT[12], tmp4);
```

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

#### Conclusion & Future Prospects

Security support in processors:

- Requires hardware blocks (software is not secure enough)
- Use secured libraries at OS, cryptographic and application levels
- Important features: isolation, authentication, identification, strong cryptographic primitives (cipher, hash, RNG, key management)
- Important threats: attacks at ALL levels (protocols, software, IP, OS, maths, physical...)

Future security support:

- Advanced TPMs
- Advanced security co-processors, accelerators, IPs
- End-to-end trust chain
- Security solutions vs economic models vs social aspects

privacy protection, anti-trust, small vs huge industries, ....

• . . .

## References I

M. Alioto, L. Giancane, G. Scotti, and A. Trifiletti. Leakage power analysis attacks: A novel class of attacks to nanometer cryptographic circuits. <i>IEEE Transactions on Circuits and Systems I</i> , 57(2):355–367, February 2010.
<ul> <li>R. Anderson, M. Bond, J. Clulow, and S. Skorobogatov.</li> <li>Cryptographic processors – a survey.</li> <li>Technical report, University of Cambridge, Computer Laboratory, Cambridge, UK, August 2005.</li> <li>Paper version [3].</li> </ul>
R. Anderson, M. Bond, J. Clulow, and S. Skorobogatov. Cryptographic processors – a survey. <i>Proceedings of the IEEE</i> , 94(2):357–369, February 2006. Research report [2].
H. Bar-El, H. Choukri, D. Naccache, M. Tunstall, and C. Whelan. The sorcerer's apprentice guide to fault attacks. <i>Proceedings of the IEEE</i> , 94(2):370–382, February 2006.
H. Brandl and T. Rosteck. Technology, implementation and application of the trusted computing group standard (TCG). White paper, Infineon, 2004.

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

73/81

References III

B. Sunar, W. J. Martin, and D. R. Stinson. 

A provably secure true random number generator with built-in tolerance to active attacks. IEEE Transactions on Computers, 56(1):109–119, January 2007.

## **References II**

	M. Dichtl and J. D. Golic. High-speed true random number generation with logic gates only. In <i>Proc. Cryptographic Hardware and Embedded Systems (CHES)</i> , volume 4727 of <i>LNC</i> pages 45–62. Springer, September 2007.	<i>S</i> ,
	P. C. Kocher. Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems. In <i>Proc. Advances in Cryptology (CRYPTO)</i> , volume 1109 of <i>LNCS</i> , pages 104–113. Springer, August 1996.	
	P. C. Kocher, J. Jaffe, and B. Jun. Differential power analysis. In <i>Proc. Advances in Cryptology (CRYPTO)</i> , volume 1666 of <i>LNCS</i> , pages 388–397. Springer, August 1999.	
	F. Koeune and FX. Standaert. A tutorial on physical security and side-channel attacks. In 5th International School on Foundations of Security Analysis and Design (FOSAD), volume 3655 of LNCS, pages 78–108. Springer-Verlag, 2005.	
	L. Lin and W. Burleson. Leakage-based differential power analysis (LDPA) on sub-90nm CMOS cryptosystems. In <i>Proc. IEEE International Symposium on Circuits and Systems (ISCAS)</i> , pages 252–25 Seattle, WA, USA, May 2008.	5,
A. Tisse	erand, CNRS-IRISA-CAIRN. Processor Extensions for Security	74/81

## Good Books (in French)

Histoire des codes secrets



Simon Singh

Livre de poche

1999

Mathématiques, espionnage et piratage informatique Joan Gomez 2010 Le monde est mathématique, RBA

Simon Singh Histoir

## Good Books (in French)

#### Cryptographie appliquée

Bruce Schneier 1997, 2ème édition Wiley ISBN: 2-84180-036-9



phie Cours de cryptographi	cours de cryptographie Gilles Zámar
Gilles Zémo	
200	
Cassir	
ISBN: 2-84225-020-	
	CASSINI

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

77/81

## Good Books (in English)

#### **CMOS VLSI Design**

A Circuits and Systems Perspective Neil Weste and David Harris 3rd edition, 2004 Addison Wesley ISBN: 0-321-14901-7





**Power Analysis Attacks** Revealing the Secrets of Smart Cards Stefan Mangard, Elisabeth Oswald and Thomas Popp 2007 Springer ISBN:978-0-387-30857-9

# Good Books (in French)

**Courbes elliptiques** Philippe Guillot 2010 Hermes ISBN: 978-2-7462-2392-9





#### Micro et nano-électronique Bases, Composants, Circuits Hervé Fanet 2006 Dunod ISBN: 2-10-049141-5

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

## Good Books (in English)

#### Handbook of Applied Cryptography

Alfred J. Menezes, Paul C. van Oorschot and Scott A. Vanstone 2001 **CRC** Press ISBN:0-8493-8523-7 Web: http://cacr.uwaterloo.ca/hac/



#### A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security

The end, questions ?

Contact:

- mailto:arnaud.tisserand@irisa.fr
- http://people.irisa.fr/Arnaud.Tisserand/
- CAIRN Group http://www.irisa.fr/cairn/
- IRISA Laboratory, CNRS–INRIA–Univ. Rennes 1 6 rue Kerampont, CS 80518, F-22305 Lannion cedex, France

Thank you

A. Tisserand, CNRS-IRISA-CAIRN. Processor Extensions for Security